FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

Proof reading

Browse Source
This commit is contained in:
jand 2003-02-20 21:27:00 +00:00
parent 8516cd8ef0
commit d6598ec180
2 changed files with 7 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
README.txt
View File

@ -18,7 +18,8 @@ recent Python feature, MyHDL requires Python 2.2.2 or higher.
MyHDL 0.1 is the initial public release of the package. It can be used
to experiment with high level modeling, and with verification
techniques such as unit testing.
techniques such as unit testing. But the primary goal is to generate
interest and to sollicate feedback.
In a future release, MyHDL will hopefully be coupled to hardware
simulators for languages such as Verilog and VHDL. That would turn

12
doc/MyHDL.tex
View File

@ -32,14 +32,12 @@ recent Python feature, \myhdl\ requires Python 2.2.2 or higher.
\myhdl\ 0.1 is the initial public release of the package. It can be
used to experiment with high level modeling, and with verification
techniques such as unit testing.
In a future release, \myhdl\ will
hopefully be coupled to hardware simulators for languages such as
Verilog and VHDL. That would turn Python into a powerful hardware
verification language.
techniques such as unit testing. But the primary goal is to generate
interest and to sollicate feedback.
In a future release, \myhdl\ will hopefully be coupled to hardware
simulators for languages such as Verilog and VHDL. That would turn
Python into a powerful hardware verification language.
\end{abstract}