FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

Merge pull request #1 from cogenda/travis_ci

Browse Source 
travis-ci: add co-simulation tests.
This commit is contained in:
Keerthan Jaic 2015-02-26 11:22:59 -08:00
commit d682d40e31
1 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
ci.sh
View File

@ -7,5 +7,15 @@ if [ "$CI_TARGET" == "core" ]; then
elif [ "$CI_TARGET" == "icarus" ]; then elif [ "$CI_TARGET" == "icarus" ]; then
sudo apt-get update -qq sudo apt-get update -qq
sudo apt-get install -y iverilog sudo apt-get install -y iverilog
echo "======================================================================="
echo "=========== A. Test Converted Verilog Code ========="
echo "======================================================================="
make -C "myhdl/test/conversion/general" icarus make -C "myhdl/test/conversion/general" icarus
echo "======================================================================="
echo "=========== B. Test Co-Simulation with Converted Verilog Code ========="
echo "======================================================================="
make -C cosimulation/icarus
make -C myhdl/test/conversion/toVerilog
fi fi