FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

Merge pull request #274 from wuerges/master

Browse Source 
Fixed doc: replaced a @instance by a @block.
This commit is contained in:
Christopher Felton 2018-10-01 05:14:57 -05:00 committed by GitHub
commit e228402093
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
doc/source/manual/rtl.rst
View File

@ -93,7 +93,7 @@ model directly::
from myhdl import block, always_seq
@instance
@block
def top(<parameters>, clock, ..., reset, ...):
...
@always_seq(clock.posedge, reset=reset)