FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

comments

Browse Source
This commit is contained in:
jand 2003-04-12 18:23:19 +00:00
parent 197c046ebf
commit e5d514421b
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
myhdl/__init__.py
View File

@ -29,6 +29,11 @@ posedge -- callable to model a rising edge on a signal in a yield statement
negedge -- callable to model a falling edge on a signal in a yield statement
join -- callable to join clauses in a yield statement
intbv -- mutable integer class with bit vector facilities
downrange -- function that returns a downward range
Error -- myhdl Error exception
bin -- returns a binary string representation.
The optional width specifies the desired string
width: padding of the sign-bit is used.
"""