FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

concat test added

Browse Source
This commit is contained in:
jand 2003-07-28 10:51:31 +00:00
parent 5f23c6a1c7
commit e97797789d
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
myhdl/test_all.py
View File

@ -24,10 +24,10 @@ __revision__ = "$Revision$"
__date__ = "$Date$" __date__ = "$Date$"
import test_Simulation, test_Signal, test_intbv, test_Cosimulation, test_misc, \ import test_Simulation, test_Signal, test_intbv, test_Cosimulation, test_misc, \
test_always_comb, test_bin, test_trace_sigs, test_enum test_always_comb, test_bin, test_trace_sigs, test_enum, test_concat
modules = (test_Simulation, test_Signal, test_intbv, test_misc, test_always_comb, modules = (test_Simulation, test_Signal, test_intbv, test_misc, test_always_comb,
test_bin, test_trace_sigs, test_enum test_bin, test_trace_sigs, test_enum, test_concat
) )
import unittest import unittest