FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

removed _numeric check

Browse Source
This commit is contained in:
Josy Boelen 2015-05-25 18:38:45 +02:00
parent 84712ab7f2
commit e9b78d6647
1 changed files with 1 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
myhdl/_ShadowSignal.py
View File

@ -210,10 +210,7 @@ class ConcatSignal(_ShadowSignal):
lines.append("%s(%s) <= '%s';" % (self._name, lo, bin(ini[lo])))
else:
if isinstance(a, _Signal):
if a._numeric:
lines.append("%s(%s-1 downto %s) <= %s;" % (self._name, hi, lo, a._name))
else:
lines.append("%s(%s-1 downto %s) <= unsigned( %s );" % (self._name, hi, lo, a._name))
lines.append("%s(%s-1 downto %s) <= %s;" % (self._name, hi, lo, a._name))
else:
lines.append('%s(%s-1 downto %s) <= "%s";' % (self._name, hi, lo, bin(ini[hi:lo],w)))
hi = lo