FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

small corrections

Browse Source 
--HG--
branch : 0.8-dev
This commit is contained in:
Jan Decaluwe 2013-03-10 21:33:26 +01:00
parent 74292f1bd8
commit f04d53a0fa
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
doc/source/conf.py
View File

@ -74,7 +74,7 @@ add_function_parentheses = True
# If true, the current module name will be prepended to all description
# unit titles (such as .. function::).
#add_module_names = True
add_module_names = False
# If true, sectionauthor and moduleauthor directives will be shown in the
# output. They are ignored by default.

4
doc/source/manual/unittest.rst
View File

@ -66,7 +66,7 @@ Unit test development
In this section, we will informally explore the application of unit test
techniques to hardware design. We will do so by a (small) example: testing a
binary to Gray encoder as introduced in section :ref:`intro-indexing`.
binary to Gray encoder as introduced in section :ref:`hwtypes-indexing`.
.. _unittest-req:
@ -260,7 +260,7 @@ one. After the test feedback, a full traceback is shown that can help to debug
the test output.
Finally, if we use the correct implementation as in section
:ref:`intro-indexing`, the output is::
:ref:`hwtypes-indexing`, the output is::
% python test_gray.py -v
Check that only one bit changes in successive codewords ... ok