FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

proof

Browse Source
This commit is contained in:
jand 2003-03-07 17:05:43 +00:00
parent 0ada40a47f
commit f0d7af3909
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
doc/informal.tex
View File

@ -643,7 +643,7 @@ TX: 0
\end{verbatim}
It is more likely that we want to characterize the designs on a byte
It is more likely that we want to characterize the design on a byte
by byte basis, and align the two generators before transmitting each
byte. In \myhdl{}, this is done with the \function{join} function. By
joining clauses together in a \code{yield} statement, we create a new