FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

min max public attributes

Browse Source
This commit is contained in:
jand 2003-07-23 08:51:44 +00:00
parent 28950ab233
commit f0e6fa4647
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
myhdl/test_Signal.py
View File

@ -58,9 +58,9 @@ class SigTest(TestCase):
self.negedgeWaiters = [object() for i in range(7)] self.negedgeWaiters = [object() for i in range(7)]
def testPublicInterface(self): def testPublicInterface(self):
""" public interface of a sig: val, next, posedge, negedge""" """ public interface of a sig: val, next, posedge, negedge, min, max"""
s1 = Signal(1) s1 = Signal(1)
expected = ['next', 'val', 'posedge', 'negedge'] expected = ['next', 'val', 'posedge', 'negedge', 'min', 'max']
iface = [attr for attr in dir(s1) if attr[0] != '_'] iface = [attr for attr in dir(s1) if attr[0] != '_']
expected.sort() expected.sort()
iface.sort() iface.sort()