FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

doc

Browse Source
This commit is contained in:
jand 2003-02-03 20:32:36 +00:00
parent 6abf9df6c7
commit f37e32e262
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
example/rs232/rs232_tx.py
View File

@ -11,7 +11,7 @@ def rs232_tx(tx, data, cfg):
tx -- serial output data
data -- input data to be transmitted
cfg -- rs232_util.Config input configuration object
cfg -- rs232_util.Config configuration object
"""