FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

see issue #29: ListOfSIgnals in VHDL sensitivity list

Browse Source 
--HG--
branch : 0.9-dev
This commit is contained in:
Josy Boelen 2015-02-18 10:04:03 +01:00
parent b9fcfe69db
commit f521550b35
1 changed files with 11 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
myhdl/conversion/_toVHDL.py
View File

@ -1590,8 +1590,18 @@ class _ConvertAlwaysCombVisitor(_ConvertVisitor):
self.funcBuf = funcBuf self.funcBuf = funcBuf
def visit_FunctionDef(self, node): def visit_FunctionDef(self, node):
# a local function works nicely too
def compressSensitivityList(senslist):
''' reduce spelled out list items like [*name*(0), *name*(1), ..., *name*(n)] to just *name*'''
r = []
for item in senslist:
name = item._name.split('(',1)[0]
if not name in r:
r.append( name ) # note that the list now contains names and not Signals, but we are interested in the strings anyway ...
return r
self.writeDoc(node) self.writeDoc(node)
senslist = self.tree.senslist senslist = compressSensitivityList(self.tree.senslist)
self.write("%s: process (" % self.tree.name) self.write("%s: process (" % self.tree.name)
for e in senslist[:-1]: for e in senslist[:-1]:
self.write(e) self.write(e)