FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

tristate rename

Browse Source
This commit is contained in:
jand 2007-05-31 18:16:58 +00:00
parent aff756218a
commit f56d526ae0
3 changed files with 10 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
myhdl/__init__.py
View File

@ -130,7 +130,7 @@ from myhdl import conversion
from conversion import toVerilog
from conversion import toVHDL
from _tristate import TristateBus
from _tristate import Tristate
__all__ = ["bin",
@ -158,7 +158,7 @@ __all__ = ["bin",
"toVerilog",
"toVHDL",
"conversion",
"TristateBus"
"Tristate"
]

14
myhdl/_tristate.py
View File

@ -8,20 +8,20 @@ class BusContentionWarning(UserWarning):
warnings.filterwarnings('always', r".*", BusContentionWarning)
class TristateBus(Signal):
class Tristate(Signal):
def __new__(cls, val, delay=None):
""" Return a new TristateBus (default or delay 0) or DelayedTristateBus """
if delay is not None:
if delay < 0:
raise TypeError("Signal: delay should be >= 0")
return object.__new__(DelayedTristateBus)
return object.__new__(DelayedTristate)
else:
return object.__new__(cls)
def __init__(self, val):
self._drivers = []
super(TristateBus, self).__init__(val)
super(Tristate, self).__init__(val)
self._val = None
def driver(self):
@ -42,7 +42,7 @@ class TristateBus(Signal):
def _update(self):
self._resolve()
return super(TristateBus, self)._update()
return super(Tristate, self)._update()
class _TristateDriver(Signal):
@ -63,13 +63,13 @@ class _TristateDriver(Signal):
next = property(Signal._get_next, _set_next, None, "'next' access methods")
class DelayedTristateBus(DelayedSignal, TristateBus):
class DelayedTristate(DelayedSignal, Tristate):
def __init__(self, val, delay=1):
self._drivers = []
super(DelayedTristateBus, self).__init__(val, delay)
super(DelayedTristate, self).__init__(val, delay)
self._val = None
def _update(self):
self._resolve()
return super(DelayedTristateBus, self)._update()
return super(DelayedTristate, self)._update()

2
myhdl/test/toVHDL/test_print.py
View File

@ -27,7 +27,7 @@ def PrintBench():
yield delay(10)
#print "i1 is %s" % i1
yield delay(10)
print "%% %s" % i1
# print "%% %s" % i1
return logic