FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

travis: remove core and bugs from allowed py3k failures

Browse Source
This commit is contained in:
Keerthan Jaic 2015-04-14 11:47:35 -04:00
parent 32c8b7f3e8
commit f7e1f0cfe0
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
.travis.yml
View File

@ -28,6 +28,9 @@ env:
matrix:
allow_failures:
- python: "3.4"
env: CI_TARGET=icarus
- python: "3.4"
env: CI_TARGET=ghdl
script: ./ci.sh