FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

No defaults in ResetSignal args

Browse Source 
--HG--
branch : 0.8-dev
This commit is contained in:
Jan Decaluwe 2012-07-07 20:22:40 +02:00
parent 29e7136a6d
commit f83ef51ff7
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
myhdl/_always_seq.py
View File

@ -46,7 +46,7 @@ _error.SigAugAssign = "signal assignment does not support augmented assignment"
_error.EmbeddedFunction = "embedded functions in always_seq function not supported"
class ResetSignal(_Signal):
def __init__(self, val, active=0, async=True):
def __init__(self, val, active, async):
""" Construct a ResetSignal.
This is to be used in conjunction with the always_seq decorator,