FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

reference info for @always_seq

Browse Source 
--HG--
branch : 0.8-dev
This commit is contained in:
Jan Decaluwe 2012-12-21 12:34:31 +01:00
parent 30795da796
commit f97a43e72f
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
doc/source/manual/reference.rst
View File

@ -408,6 +408,13 @@ generators from local generator functions.
and the corresponding sensitivity list automatically. The decorated function
should be a classic function.
.. function:: always_seq(edge, reset)
The :func:`always_seq` decorator is used to describe sequential (clocked) logic.
The *edge* parameter should be a clock edge (``clock.posedge`` or ``clock.negedge``).
The *reset* parameter should a :class:`ResetSignal` object.
.. _ref-intbv: