FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

Minor wording updates

Browse Source
This commit is contained in:
Jan Decaluwe 2010-12-17 10:51:50 +01:00
parent 2713795230
commit fc4a525ab3
2 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
doc/source/manual/background.rst
View File

@ -13,7 +13,7 @@ Prerequisites
=============
You need a basic understanding of Python to use MyHDL. If you don't know Python,
don't worry: it it is one of the easiest programming languages to learn [#]_.
don't worry: it is is one of the easiest programming languages to learn [#]_.
Learning Python is one of the best time investments that engineering
professionals can make [#]_.
@ -119,9 +119,9 @@ About decorators
.. index:: single: decorators; about
Python 2.4 introduced a new feature called decorators. MyHDL takes advantage
of this new feature by defining a number of decorators that facilitate hardware
descriptions. However, many users may not yet be familiar with decorators.
Python 2.4 introduced a feature called decorators. MyHDL takes advantage
of this feature by defining a number of decorators that facilitate hardware
descriptions. However, some users may not yet be familiar with decorators.
Therefore, an introduction is included here.
A decorator consists of special syntax in front of a function declaration. It

6
doc/source/manual/preface.rst
View File

@ -48,9 +48,9 @@ designs, by co-simulation with traditional HDL simulators.
Subject to some limitations, MyHDL designs can be converted to Verilog
or VHDL. This provides a path into a traditional design flow,
including synthesis and implementation. However, the convertible
subset is much wider than the standard synthesis subset, and includes
features that can be used for high level modeling and test benches.
including synthesis and implementation. The convertible
subset is restricted, but much wider than the standard synthesis subset.
It includes features that can be used for high level modeling and test benches.
The converter works on an instantiated design that has been
fully elaborated. Consequently, the original design structure can be