FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity
2,092 Commits 9 Branches 41 Tags
Commit Graph

2092 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Keerthan Jaic
436209c168 do not set converter name always 2016-03-15 14:26:59 -04:00
Keerthan Jaic
f261156e54 cursory conf_sim method 2016-03-15 14:12:53 -04:00
Keerthan Jaic
49053b352e support some options in the convert method 2016-03-15 14:12:27 -04:00
Jan Decaluwe
bbac626db4 Migrate some tests 2016-03-15 16:21:43 +01:00
Jan Decaluwe
b0e0928ab4 Experiment run method on block 2016-03-13 14:47:52 +01:00
Jan Decaluwe
3b551271d2 Case insensitive hdl spec 2016-03-13 10:55:22 +01:00
Jan Decaluwe
ce66e4f107 Use verify/analyze methods in some tests 2016-03-12 11:17:13 +01:00
Jan Decaluwe
93e5f9642e Forgot to add 2016-03-12 09:34:14 +01:00
Jan Decaluwe
b13553eefb Rename module -> block 2016-03-12 09:20:20 +01:00
Jan Decaluwe
6ecce37842 conversion method 2016-03-12 08:57:38 +01:00
Jan Decaluwe
d06a94db0c make verify() a method 2016-03-10 21:14:36 +01:00
Jan Decaluwe
f461b19f4d Better names for private methods 2016-03-10 20:46:05 +01:00
Jan Decaluwe
dad02d8e60 Use module decorator in qualified way 2016-03-10 20:27:07 +01:00
jandecaluwe
620c03a5a5 Merge pull request #154 from cfelton/readme_update 
updated test/bugs readme with naming convention
 2016-03-08 08:59:59 +01:00
Christopher Felton
698c156ccd updated test/bugs readme with naming convention 2016-03-07 21:28:43 -06:00
Jan Decaluwe
2961b9ae54 Merge branch 'master' into mep-114 
Conflicts:
	myhdl/_Simulation.py
	myhdl/_traceSignals.py
	myhdl/conversion/_toVerilog.py
	myhdl/test/core/test_traceSignals.py
 2016-03-05 10:36:21 +01:00
Jan Decaluwe
a109b7ade9 remove this 2016-03-05 10:06:59 +01:00
jandecaluwe
9563f6f4af Merge pull request #153 from forumulator/testCoverage 
Test coverage
 2016-03-05 09:58:40 +01:00
Jan Decaluwe
2589a713d5 Drop support for 2.6 2016-03-04 18:54:17 +01:00
Jan Decaluwe
86ec7e81c9 Use to_string to support long vectors; with various implications... 2016-03-04 17:42:50 +01:00
Jan Decaluwe
0d9dc8f45a correct simulator names 2016-03-04 10:47:04 +01:00
forumulator
68302ecc6a Merge branch 'master' of https://github.com/jandecaluwe/myhdl 2016-03-03 17:15:49 +05:30
forumulator
89015a6fde Increased modbv test coverage 2016-03-03 17:07:05 +05:30
forumulator
5854b7d906 Increased test coverage for modbv class 2016-03-03 17:01:23 +05:30
Jan Decaluwe
14d6ae1320 Removed superfluous special case for enum's 2016-03-03 10:53:30 +01:00
jandecaluwe
36bb450658 Merge pull request #152 from srivatsansoft/test 
updated doc for the new public method sim.quit()
 2016-03-03 08:32:59 +01:00
srivatsansoft
8e69e0f334 updated doc for the new public method sim.quit() 2016-03-03 07:46:19 +05:30
Jan Decaluwe
28533d2541 Move to use VHDL 2008's to_string 2016-03-02 16:44:19 +01:00
Jan Decaluwe
c6613238b9 Must be dead code, no impact on test suite 2016-03-02 12:03:47 +01:00
jandecaluwe
9711dde5d6 Merge pull request #149 from srivatsansoft/master 
A single simulation instance fix for issue #104
 2016-03-01 20:57:59 +01:00
jandecaluwe
8c4ae9d186 Merge pull request #145 from punkkeks/master 
Add 'filename' attribute to traceSignals
 2016-03-01 20:39:12 +01:00
Jan Decaluwe
bb2882a6d0 Actually select the binary distro for Ubuntu 12.04 2016-03-01 19:43:15 +01:00
Jan Decaluwe
b81450ead2 typo 2016-03-01 18:02:21 +01:00
Jan Decaluwe
8aa54b797f script execution mode 2016-03-01 17:59:28 +01:00
Jan Decaluwe
e1e9ada5e8 Try ghdl 0.33 in travis 2016-03-01 17:25:23 +01:00
Jan Decaluwe
62aa73f2c2 Moved to 2008 version of ghdl - requires 0.33, expect travis fail 2016-03-01 16:06:29 +01:00
Henry Gomersall
48b0509cae
Fixed VHDL tests to output long vectors correctly, and Verilog to output similarly, and added a test for modbv types. 2016-02-28 10:59:44 +00:00
Henry Gomersall
f5ce6fb533
Changed the clock source to actually have the initial value outputted for a while. 2016-02-26 23:03:06 +00:00
Henry Gomersall
843eb9eb4a
Corrected error in which toVHDL wasn't being updated in the tests to actually set no_initial_value=False. 2016-02-26 20:55:15 +00:00
Henry Gomersall
0c315d3ae7
Updated name of initial value disable flag to be more consistent with the existing name scheme. 2016-02-26 20:45:56 +00:00
Henry Gomersall
2aa1c2f42e
Fix print statement to be python 3 compliant. 2016-02-26 20:43:05 +00:00
Henry Gomersall
2cb72e8f42
Tests for open source compilers implemented, replacing the initial Vivado tests. 2016-02-26 19:06:12 +00:00
Henry Gomersall
c8b1b285ca
Merge branch 'master' into initial_value_support 2016-02-26 15:42:33 +00:00
srivatsansoft
41081e3817 supporting python 2.6 2016-02-24 21:52:38 +05:30
srivatsansoft
8f0678bdea added 'from __future__ import print_function' 2016-02-24 21:31:48 +05:30
srivatsansoft
3f245896fc replaced pytest.raises with raises_kind for consistency 2016-02-24 20:32:48 +05:30
srivatsansoft
584e576b44 bug fix in _no_of_instance reset and test code updated 2016-02-24 01:01:37 +05:30
srivatsansoft
48692d4c4a changed to instance counter instead of run counter 2016-02-24 00:12:13 +05:30
srivatsansoft
0ea0fef555 A single simulation instance issue#104 2016-02-23 22:41:48 +05:30
Jan Decaluwe
9b5a613e55 Fix for the case when instantiation is directly at module level 2016-02-20 09:04:26 +01:00