FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity
685 Commits 9 Branches 41 Tags
Commit Graph

685 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
jand
0e564e672d decorators 2005-10-21 09:37:50 +00:00
jand
14cc82a27b always, instance decorator 
always_comb as decorator
 2005-10-18 12:08:07 +00:00
jand
8c4408a7b6 0.5 development rel_0-5dev1 2005-10-07 08:24:44 +00:00
jand
80a35851ad start signed support 
None default value of intbv
 2005-10-06 20:08:36 +00:00
jand
2584fa6b59 at least 2.4 2005-10-06 20:08:06 +00:00
jand
f0fe17b639 added clean target 2005-10-03 16:07:46 +00:00
jand
a9969b0e15 new version of cver 2005-10-03 15:49:57 +00:00
jand
6d292f6e19 object files name suffic .o 2005-10-03 15:49:36 +00:00
jand
dd4760d43f handle leaf generators properly 2005-09-17 19:28:41 +00:00
jand
7c3206da5a clean up 2005-09-15 15:47:44 +00:00
jand
f28e09ee29 removed special generator handling 2005-09-15 15:45:55 +00:00
jand
29fa0d50b3 start to support signed 2005-09-14 14:19:40 +00:00
jand
395709cae0 simplified hierarchy extraction 
get rid of findInstanceName
 2005-09-14 09:25:59 +00:00
jand
7f11aadc89 adapted traceSignals to use func_name 2005-09-09 09:15:25 +00:00
jand
fba110a473 toVerilog is now a callable instance 2005-09-09 09:15:07 +00:00
jand
60d6cc0142 adapted traceSignals to use func_name, like toVerilog 2005-09-09 09:13:07 +00:00
jand
1750cb0f3c changed toVerilog to use func_name for file naming 2005-09-08 08:18:23 +00:00
jand
78a68234c3 added 2005-08-19 15:13:55 +00:00
jand
333e2042db Support for mapping tuple of ints to case statements 2005-08-19 15:11:39 +00:00
jand
5a555f32ac signal names have priority on list of signals 2005-08-17 17:16:01 +00:00
jand
e940e3d213 Support for lists of signals mapping to Verilog mem 2005-08-09 13:50:03 +00:00
jand
4f645619d4 simple always blocks to assign statements 
non-local objects should be signals check
 2005-08-05 09:48:59 +00:00
jand
8225583303 memory support 2005-08-01 09:10:39 +00:00
jand
fa4aa9bbd6 added 2005-07-18 12:05:25 +00:00
jand
09309a2c7a fixed always_comb singleton senslist handling 
make sure signal name equals port name when converting
 2005-07-12 10:23:45 +00:00
jand
dc4eed5f90 optimize singleton sensitivity list in always_comb 2005-02-21 21:47:27 +00:00
jand
1c60486bf5 special waiter of always_comb and cosimulation 2005-02-15 21:48:06 +00:00
jand
b1269e9c3c added waiter infer tests 2005-02-15 18:02:59 +00:00
jand
a12b3ec280 skip non-named function calls during infer 2005-02-15 18:02:44 +00:00
jand
62a52a3087 merged waiter optimization 2005-02-15 17:45:28 +00:00
jand
6f9fbd47dd removed lines that cause warnings rel_0-4-1 rel-0-4-1 2004-12-29 20:56:13 +00:00
jand
aa004c9ab3 type error message 2004-12-29 20:50:27 +00:00
jand
57bd2dd857 only check for exception instances in yield clauses 2004-12-29 15:56:03 +00:00
jand
74e62edf93 makefiles 2004-12-29 14:16:53 +00:00
jand
5c9a82ebb1 only exclude verilog files in toVerilog test dir 2004-12-29 13:57:50 +00:00
jand
e07dc17734 exclude verilog files 2004-12-29 13:46:27 +00:00
jand
237a6040cc added 2004-12-28 17:22:00 +00:00
jand
5fef54e6c7 0.4.1 2004-12-28 17:14:39 +00:00
jand
022998dc9c cver 2004-12-28 17:04:43 +00:00
jand
8a03438c25 latest cver 2004-12-28 17:03:13 +00:00
jand
a0255aba7b Hide SuspenSimulation exception. 
Make if possible to yield exceptions. They are raised by the simulator
at a point where it is safe to resume later, after they have been
caught and handled.
 2004-12-28 15:09:40 +00:00
jand
6d49890d0d future statement removed 2004-12-27 12:31:47 +00:00
jand
7f09aa68e3 removed functionality to skip code based on a global variable 
that is False. I now don't think this is a good idea. Note that
we have the feature to skip code under an 'if __debug__'
 2004-12-27 12:30:39 +00:00
jand
dfa1ebcb3b handle initial reg assignments properly 
rewrite always_comb sigdict inference based on function arg only
 2004-12-24 13:35:05 +00:00
jand
52d8b2a7e0 skip code for translation if it is embedded in an if test 
on __debug__ or an a variable that is identical to False
 2004-12-22 17:05:30 +00:00
jand
d0a2ab5624 added test_misc with constant wire test 2004-12-20 17:24:28 +00:00
jand
2cc53b65ad constant wires warning instead of error 
implemented using assign
 2004-12-20 17:21:48 +00:00
jand
f4231ecca6 isinstance instead of type for type testing 2004-12-07 21:42:49 +00:00
jand
3f33909c7b always comb and __debug__ 2004-11-10 12:36:06 +00:00
jand
c9a27e3ce9 always comb problem with print (Brochard) solved 2004-10-23 19:22:31 +00:00