FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity
1,830 Commits 9 Branches 41 Tags
Commit Graph

1830 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Jan Decaluwe
1137934141 Adapt traceSignals; migrate test 2016-02-14 17:32:59 +01:00
Jan Decaluwe
42406e463d Fix traceSignals test for additional multiple tests 2016-02-14 13:00:21 +01:00
Jan Decaluwe
813b085d6b Deprecation warnings 2016-02-12 22:03:53 +01:00
Jan Decaluwe
1d4625838f Deprecation warning 2016-02-11 13:27:33 +01:00
Jan Decaluwe
5c84578076 Migrate test 2016-02-11 12:20:48 +01:00
Jan Decaluwe
1182071e29 Make the module decorator work on methods; migrate test 2016-02-11 11:27:44 +01:00
Jan Decaluwe
7fd658f966 Custom code support; migrate tests and call them test_custom.py 2016-02-10 18:45:49 +01:00
Jan Decaluwe
2ab73788f7 rename for consistency 2016-02-10 14:38:00 +01:00
Jan Decaluwe
284626277e Migrate a test 2016-02-09 17:24:20 +01:00
Jan Decaluwe
fb03fa91e4 Migrate a test 2016-02-09 17:14:34 +01:00
Jan Decaluwe
5e52061415 Migrate a test 2016-02-09 17:08:47 +01:00
Jan Decaluwe
d3f82d87d4 Migrate a test 2016-02-09 17:06:24 +01:00
Jan Decaluwe
42f1386013 Migrate a test 2016-02-09 16:55:35 +01:00
Jan Decaluwe
c5edf6b4f7 Migrate tests 2016-02-09 16:53:38 +01:00
Jan Decaluwe
a4924c207d Migrate a test 2016-02-09 16:39:34 +01:00
Jan Decaluwe
cd964f9540 Migrate a test 2016-02-09 16:34:21 +01:00
Jan Decaluwe
7b615eda1f Migrate a test 2016-02-09 16:31:39 +01:00
Jan Decaluwe
60fd1b44d4 Migrate a test 2016-02-09 16:30:51 +01:00
Jan Decaluwe
4ed840acf2 Migrate a test 2016-02-09 15:15:55 +01:00
Jan Decaluwe
ac682de3cc Migrate a test 2016-02-09 13:50:02 +01:00
Jan Decaluwe
97daf62e1b Infer namespaces for ModuleInstance objects 2016-02-09 13:47:54 +01:00
Jan Decaluwe
a67b3a314e simplify symdict inference 2016-02-08 16:27:45 +01:00
Jan Decaluwe
74520ba900 Also check that module is called in module context 2016-02-08 15:04:24 +01:00
Jan Decaluwe
9cc384835a Migrate interface checks 2016-02-05 16:20:39 +01:00
Jan Decaluwe
a7548cb592 Migrate interfaces test; infer interface only after signal analysis 2016-02-05 14:18:19 +01:00
Jan Decaluwe
9ba5d1ba34 Add decorator signal args to siglist 2016-02-04 21:31:32 +01:00
Jan Decaluwe
2607e1d525 migrate bitonic 2016-02-03 20:45:26 +01:00
Jan Decaluwe
4f2a1df112 Move and migrate test so VHDL sees it also 2016-02-03 17:25:57 +01:00
Jan Decaluwe
378c4f5a3b Migrate test; remove instance count reset; adapt hierarchy traversal 2016-02-03 17:25:57 +01:00
Jan Decaluwe
71337668d5 Add type error check on new interface 2016-02-03 17:25:57 +01:00
Jan Decaluwe
30c1b01194 Add some sophistication to visitor 2016-02-03 17:25:57 +01:00
Jan Decaluwe
becb7a4cff Initial module decorator support 2016-02-03 17:25:57 +01:00
Jan Decaluwe
755d2b8c13 Fix bitonic example; skip locals in AttrRefResolver 2016-02-03 17:24:23 +01:00
Jan Decaluwe
a48eb2e4ca Factor visitor traversal out to top class 2016-01-31 12:15:18 +01:00
Jan Decaluwe
f5de3b3af4 Reuse ast property 2016-01-31 11:52:04 +01:00
Jan Decaluwe
eb821e48c5 Correct error message 2016-01-31 10:44:42 +01:00
Jan Decaluwe
4509e56323 Cleaner interface 2016-01-31 10:31:10 +01:00
Jan Decaluwe
510c532782 Removed unused code and attributes 2016-01-31 10:09:06 +01:00
Jan Decaluwe
b1121a025d Refactor 2016-01-30 20:30:11 +01:00
Jan Decaluwe
710821d5d6 Refactor 2016-01-30 16:39:57 +01:00
Jan Decaluwe
333928b810 removed unused imports 2016-01-30 12:21:20 +01:00
Jan Decaluwe
6f3808fc68 Take this out. No idea what it was supposed to do. 2016-01-30 09:23:03 +01:00
Jan Decaluwe
82f43f056d Remove unused variable 2016-01-30 08:00:39 +01:00
Jan Decaluwe
1971a56a5c sensible default 2016-01-28 12:47:22 +01:00
Jan Decaluwe
75d53cdadb Removed unused code 2016-01-28 12:32:44 +01:00
jandecaluwe
1f960db066 Merge pull request #144 from nicmcd/master 
Add 'directory' attribute to traceSignals.
 2016-01-26 16:38:20 +01:00
Nic McDonald
94bc28f076 Add 'directory' attribute to traceSignals. 
This change does exactly what the 'directory' attribute for toVerilog and toVHDL
do. It allows the user to specify the output directory for VCD files.

This commit includes the source change, documentation change, and a py.test
change to test the functionality.
 2016-01-24 22:17:37 -08:00
jandecaluwe
fb70bb2fc4 Merge pull request #137 from nturley/master 
fix bug in test_custom tests
 2015-11-29 11:51:19 +01:00
jandecaluwe
480d228236 Merge pull request #135 from nturley/patch-1 
add test for issue 134
 2015-11-29 11:47:59 +01:00
nturley
bb2ba3c954 fix bug in test_custom tests 2015-11-15 23:50:34 -06:00