FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity
1,751 Commits 9 Branches 41 Tags
Commit Graph

8 Commits

Author SHA1 Message Date
Keerthan Jaic
5514c254bc clean up modelsim cosim makefile 2015-07-18 13:48:03 -04:00
Isaac Garzon
e8def55da7 Removed python < 3.4 support code from cosimulation 
Separated Windows and Linux ModelSim VPI code
 2015-06-26 11:10:20 +03:00
Isaac Garzon
329d7a1785 Windows support for co-simulation 2015-06-26 03:24:18 +03:00
Keerthan Jaic
32c8b7f3e8 simplify modelsim cosim test process 
- Use myhdl_vpi.so from parent directory
- Automatically delete and create work library
- Add test target to main makefile
 2015-04-14 11:24:54 -04:00
Keerthan Jaic
9fc795ca7a autodetect include dir in modelsim cosim makefile 2015-03-31 09:19:02 -04:00
Keerthan Jaic
b102b86d72 add test targets to icarus, modelsim makefiles 2015-03-29 09:57:37 -04:00
Christopher Felton
4af569adf9 Added a cosimulation directory for modelsim 
--HG--
branch : 0.8-dev
 2011-07-22 15:21:49 -05:00
Christopher Felton
6166f0fbac Created a separate Makefile and VPI for modelsim to fix a memory leak issue. 
--HG--
branch : 0.8-dev
 2011-07-22 10:42:49 -05:00