FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity
1,605 Commits 9 Branches 41 Tags
Commit Graph

2 Commits

Author SHA1 Message Date
Keerthan Jaic
32c8b7f3e8 simplify modelsim cosim test process 
- Use myhdl_vpi.so from parent directory
- Automatically delete and create work library
- Add test target to main makefile
 2015-04-14 11:24:54 -04:00
Christopher Felton
4af569adf9 Added a cosimulation directory for modelsim 
--HG--
branch : 0.8-dev
 2011-07-22 15:21:49 -05:00