FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity
1,879 Commits 9 Branches 41 Tags
Commit Graph

119 Commits

Author SHA1 Message Date
Jan Decaluwe
b0e0928ab4 Experiment run method on block 2016-03-13 14:47:52 +01:00
Jan Decaluwe
b13553eefb Rename module -> block 2016-03-12 09:20:20 +01:00
Jan Decaluwe
dad02d8e60 Use module decorator in qualified way 2016-03-10 20:27:07 +01:00
Jan Decaluwe
2961b9ae54 Merge branch 'master' into mep-114 
Conflicts:
	myhdl/_Simulation.py
	myhdl/_traceSignals.py
	myhdl/conversion/_toVerilog.py
	myhdl/test/core/test_traceSignals.py
 2016-03-05 10:36:21 +01:00
srivatsansoft
8e69e0f334 updated doc for the new public method sim.quit() 2016-03-03 07:46:19 +05:30
Jan Decaluwe
04b1ad949a Fix docstring for ModuleInstance; migrate example 2016-02-15 21:05:02 +01:00
Jan Decaluwe
8bbfd1f31a Add deprecation warning; migrate test 2016-02-15 15:57:51 +01:00
Jan Decaluwe
2607e1d525 migrate bitonic 2016-02-03 20:45:26 +01:00
Jan Decaluwe
755d2b8c13 Fix bitonic example; skip locals in AttrRefResolver 2016-02-03 17:24:23 +01:00
Jan Decaluwe
e51da60524 add @always_seq and modbv to conversion examples 
--HG--
branch : 0.8-dev
 2012-12-21 17:08:50 +01:00
Jan Decaluwe
45a769d82d use modbv 
--HG--
branch : 0.8-dev
 2012-12-21 15:06:18 +01:00
Jan Decaluwe
bc9ca05f5d run with 0.8 
--HG--
branch : 0.8-dev
 2012-12-21 14:36:07 +01:00
Jan Decaluwe
5ad772c4b1 Implemented and documented timescale attribute for VCD output 
--HG--
branch : 0.8-dev
 2012-04-25 21:25:04 +02:00
Jan Decaluwe
52814f1eb3 Version number 0.7 2010-12-19 18:20:35 +01:00
Jan Decaluwe
50246facf8 Documentation of user-defined code with function attributes 2010-12-17 11:40:21 +01:00
Jan Decaluwe
1551ce9718 Shadow signal example & acknowledgments 2010-10-13 23:33:55 +02:00
Jan Decaluwe
4938f11e20 prefer blocking assignments for combo logic 
(finally giving in :-))
 2010-10-10 21:43:16 +02:00
Jan Decaluwe
d4f0527879 Fix conversion bug for Signal /intbv as indices 2010-10-09 11:35:58 +02:00
Jan Decaluwe
350663e703 correct way to retrieve nr of items in an object's type 2010-10-04 16:25:12 +02:00
Jan Decaluwe
52a5afa8cc example package 2010-07-02 13:25:24 +02:00
Jan Decaluwe
3b4e7dc293 examples 2010-07-02 13:24:04 +02:00
Jan Decaluwe
611457033e used 0.6 version number for examples 2008-11-23 11:36:16 +01:00
Jan Decaluwe
f18a2664bf Added conversion examples from manual 2008-11-22 22:40:25 +01:00
Jan Decaluwe
d5ab95ff1b updated conversion examples from manual for VHDL 2008-11-19 21:19:13 +01:00
Jan Decaluwe
c953460448 Added decorators to examples 2008-08-28 21:43:19 +02:00
Jan Decaluwe
f4287e5918 Fix copy of enum items. 
The copy of the initial value of a signal, recently introduced,
created a new enum item object that didn't compare as expected
anymore. The fix is to introduce the special copy methods.
 2008-08-21 15:03:14 +02:00
Jan Decaluwe
cb05a9b9d2 Removed processes and moved downrange to _misc 2008-08-20 12:21:15 +02:00
jand
393fbc0414 packaged myhdl support functions 2007-06-16 14:44:01 +00:00
jand
045e66ebb8 cookbook examples analyzed 2006-09-19 19:58:18 +00:00
jand
72df2389f0 generated verilog 2006-08-21 22:00:46 +00:00
jand
980fb2ab2d added 2006-08-18 21:13:16 +00:00
jand
fa4c961844 typo 2006-05-11 07:57:27 +00:00
jand
61494f022e info 2006-04-14 09:31:30 +00:00
jand
dd0a217786 page release 2006-04-13 21:04:11 +00:00
jand
10ebc57d47 delete 2006-04-06 20:45:22 +00:00
jand
c98626e4a8 added 2006-04-06 20:40:30 +00:00
jand
a27a85773c improvements 2006-04-06 20:37:44 +00:00
jand
19a5315773 conversion parameters 2006-03-27 21:37:57 +00:00
jand
bc093925be signed handling with righshift 
cosimulation bug with signed
 2006-03-26 18:55:25 +00:00
jand
f21cf45e1f added 2006-03-24 21:10:18 +00:00
jand
b36111bd42 10Hz clock 2006-03-23 09:31:08 +00:00
jand
6c3e2d832a spaces 2006-03-16 17:49:19 +00:00
jand
189933e6fa commit to svn 2006-03-08 16:03:09 +00:00
jand
1bae62b6b0 remove 2006-02-21 09:25:43 +00:00
jand
47da8e35c5 cookbook 2006-02-21 09:24:55 +00:00
jand
6bf5465d8d slow clk 2006-01-11 17:10:38 +00:00
jand
2bd5eeafde added 2006-01-11 16:21:52 +00:00
jand
adb99e914c 0.5 2005-12-27 14:45:38 +00:00
jand
072dc3cde2 tests 2005-12-27 14:38:27 +00:00
jand
dae664e199 0.5 2005-12-27 14:33:57 +00:00