1
0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00

1245 Commits

Author SHA1 Message Date
Jan Decaluwe
45a769d82d use modbv
--HG--
branch : 0.8-dev
2012-12-21 15:06:18 +01:00
Jan Decaluwe
bc9ca05f5d run with 0.8
--HG--
branch : 0.8-dev
2012-12-21 14:36:07 +01:00
Jan Decaluwe
be79683f63 modbv reference info, refactored data types and function sections
--HG--
branch : 0.8-dev
2012-12-21 12:57:41 +01:00
Jan Decaluwe
f97a43e72f reference info for @always_seq
--HG--
branch : 0.8-dev
2012-12-21 12:34:31 +01:00
Jan Decaluwe
30795da796 reference info for ResetSignal
--HG--
branch : 0.8-dev
2012-12-21 12:29:34 +01:00
Jan Decaluwe
1bf2501665 migrate to sphinx 1.1.3
--HG--
branch : 0.8-dev
2012-12-19 18:22:20 +01:00
Jan Decaluwe
ff2f86dab9 Solved bug with modbv initialization - should be like intbv
--HG--
branch : 0.8-dev
2012-09-05 16:07:13 +02:00
Jan Decaluwe
1006dbe564 Major refactoring of type inference for toVerilog
Put the code in _toVerilog instead of _analyze

--HG--
branch : 0.8-dev
2012-08-28 17:23:17 +02:00
Jan Decaluwe
951d0d53ae Solved bug in always_seq conversion to Verilog
--HG--
branch : 0.8-dev
2012-08-28 10:59:51 +02:00
Jan Decaluwe
64b9f4d359 Solved bug with boolop, added test case in bugs
--HG--
branch : 0.8-dev
2012-08-28 10:32:41 +02:00
Jan Decaluwe
636bc815c6 Solved a number of issues: large integer representaion, version number handling
--HG--
branch : 0.8-dev
2012-08-16 14:11:03 +02:00
Jan Decaluwe
5a6351f370 Made VHDL architecture parameterizable with toVHDL.architecture
--HG--
branch : 0.8-dev
2012-08-08 16:49:36 +02:00
Jan Decaluwe
c75e762158 use shortened version name for package
--HG--
branch : 0.8-dev
2012-07-19 13:33:04 +02:00
Jan Decaluwe
f29f8f1fe1 Support for top-level bound methods, starting from existing
code for the top-level visitor in _analyze.py

--HG--
branch : 0.8-dev
2012-07-16 13:40:08 +02:00
Jan Decaluwe
59744e5901 added top-level method test
--HG--
branch : 0.8-dev
2012-07-16 13:18:01 +02:00
Jan Decaluwe
3735d5f0f4 Create a failing test on bound methods by explicit checks
--HG--
branch : 0.8-dev
2012-07-16 11:55:34 +02:00
Jan Decaluwe
b94cb790d5 solved issue with negative number representation
--HG--
branch : 0.8-dev
2012-07-07 22:33:49 +02:00
Jan Decaluwe
35c6bb3190 Solved random bug due VHDL's 32 bit integer limit
--HG--
branch : 0.8-dev
2012-07-07 21:18:08 +02:00
Jan Decaluwe
f83ef51ff7 No defaults in ResetSignal args
--HG--
branch : 0.8-dev
2012-07-07 20:22:40 +02:00
Jan Decaluwe
29e7136a6d Write MyHDL package always during development, it may change
--HG--
branch : 0.8-dev
2012-07-05 13:08:31 +02:00
Jan Decaluwe
74f98fee99 Shorter boolean cast functions for cleaner VHDL code
--HG--
branch : 0.8-dev
2012-07-05 10:25:35 +02:00
Jan Decaluwe
af0d4a32a9 cleaner 'not' on std_logic
--HG--
branch : 0.8-dev
2012-07-04 23:36:15 +02:00
Jan Decaluwe
64b125a8cf Support for toVHDL.library
--HG--
branch : 0.8-dev
2012-07-04 14:02:02 +02:00
Jan Decaluwe
5352e7971d always_seq support for Verilog conversion
--HG--
branch : 0.8-dev
2012-07-02 22:34:08 +02:00
Jan Decaluwe
de3dc27b03 use real for enums in VCD file, didn't work for single bit enums
--HG--
branch : 0.8-dev
2012-07-02 21:28:53 +02:00
Jan Decaluwe
2c0a6985e7 always_seq decorator and its conversion to VHDL - draft
--HG--
branch : 0.8-dev
2012-07-02 21:27:54 +02:00
Jan Decaluwe
5b7547b771 Trace lists of signals, patch by Frederik Teichert, http://teichert-ing.de
--HG--
branch : 0.8-dev
2012-06-27 21:58:39 +02:00
Jan Decaluwe
a5a5cc4b86 draft implementation of always_ff
--HG--
branch : 0.8-dev
2012-06-27 16:25:04 +02:00
Jan Decaluwe
5d7cf830d7 better error message for unexpected callable
--HG--
branch : 0.8-dev
2012-06-27 16:21:20 +02:00
Jan Decaluwe
440df36859 Added tag pypy-1.9 for changeset 2421272373d8
--HG--
branch : 0.8-dev
2012-06-15 10:19:33 +02:00
Jan Decaluwe
90e4eea665 pypy 1.9
--HG--
branch : 0.8-dev
pypy-1.9
2012-06-15 10:19:29 +02:00
Jan Decaluwe
4be0f2034e Added tag pypy-1.8 for changeset 0513735d2cb5
--HG--
branch : 0.8-dev
2012-06-14 09:57:20 +02:00
Jan Decaluwe
4dbd4ddbe5 pypy 1.8
--HG--
branch : 0.8-dev
pypy-1.8
2012-06-14 09:56:58 +02:00
Jan Decaluwe
540b5f634d Added tag pypy-1.7 for changeset a6ef9dc5d7c5
--HG--
branch : 0.8-dev
2012-06-14 09:32:52 +02:00
Jan Decaluwe
51036c0865 pypy 1.7
--HG--
branch : 0.8-dev
pypy-1.7
2012-06-14 09:32:45 +02:00
Jan Decaluwe
056d85ec58 Added tag pypy-1.6 for changeset 0f922ef8753e
--HG--
branch : 0.8-dev
2012-06-13 15:52:08 +02:00
Jan Decaluwe
5b09d290ee idiomatic 'is None' test to solve issue with EnumItem comparisons
--HG--
branch : 0.8-dev
pypy-1.6
2012-05-31 22:11:56 +02:00
Jan Decaluwe
3a3623c6c8 Merge
--HG--
branch : 0.8-dev
2012-05-31 22:10:32 +02:00
Jan Decaluwe
db38324a69 Detailed comparison operators for EnumItemType
--HG--
branch : 0.8-dev
2012-05-30 22:44:07 +02:00
Jan Decaluwe
ae5e0da1ee merge from default
--HG--
branch : 0.8-dev
2012-05-30 17:45:02 +02:00
Jan Decaluwe
a1d8d83f97 allow EnumType as free var in always_comb 2012-05-30 17:44:18 +02:00
cfelton
b0a7a50e4c merged the latest 0.8dev branch
--HG--
branch : 0.8-dev
2012-05-29 21:14:14 -05:00
Jan Decaluwe
a473d659a3 merge from default
--HG--
branch : 0.8-dev
2012-05-29 09:28:58 +02:00
Jan Decaluwe
e8365dd477 Raise error on constant enum signal 2012-05-29 09:27:07 +02:00
Jan Decaluwe
649877292b merge from default
--HG--
branch : 0.8-dev
2012-05-25 11:11:43 +02:00
Jan Decaluwe
5aad5f3254 Solved bug 3529686 2012-05-25 11:09:22 +02:00
cfelton
61a4bad598 merged with myhdl.org repo
--HG--
branch : 0.8-dev
2012-05-10 04:10:36 -05:00
Jan Decaluwe
9182cadc92 clarified synthesis
--HG--
branch : 0.8-dev
2012-05-06 14:59:24 +02:00
Jan Decaluwe
20a9394123 break up the modeling chapter in three
Mark high level clearly as separate from synthesis

--HG--
branch : 0.8-dev
2012-05-06 09:59:31 +02:00
Jan Decaluwe
5ad772c4b1 Implemented and documented timescale attribute for VCD output
--HG--
branch : 0.8-dev
2012-04-25 21:25:04 +02:00