FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity
2,169 Commits 9 Branches 41 Tags
Commit Graph

2169 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Josy Boelen
1856b6e056 added 3.8 ast.Constant to handle deprecated ast.Num and ast.Str 2021-03-06 18:10:05 +01:00
Josy Boelen
71527b20be more experimenting with (simple) print() 2021-03-06 16:38:29 +01:00
Josy Boelen
853172b4b4 Merge branch 'Python3_9' of https://github.com/josyb/myhdl into Python3_9 
# Conflicts:
#	myhdl/conversion/_analyze.py
 2021-03-06 16:33:04 +01:00
Josy Boelen
eaee293ec4 experimenting (I abuse Travis CI as I don't have working test setup on my Windows PC) 2021-03-06 16:31:33 +01:00
Josy Boelen
754dc73aac experimenting (I abuse Travis CI as I don't have working test setup onn my Windows PC) 2021-03-06 16:19:46 +01:00
Josy Boelen
6341317a8b trying to decode the tuple served by the new ast.Index 2021-03-06 16:03:29 +01:00
Josy Boelen
2ba15adff9 added some info for <Object type is not supported in this context: enables, <class 'tuple'>> 2021-03-06 15:04:26 +01:00
Josy Boelen
fa933425db Fixing issue #350 ast.Index has changed in 3.9 (and will be removed in future versions) 2021-03-06 14:20:59 +01:00
Marcel Hellwig
bd1a953b57
replace yield_fixture decorator by fixture 
https://docs.pytest.org/en/latest/yieldfixture.html

> Since pytest-3.0, fixtures using the normal fixture decorator can use a yield statement to provide fixture values and execute teardown code, exactly like yield_fixture in previous versions.
> 
> Marking functions as yield_fixture is still supported, but deprecated and should not be used in new code.
 2021-01-25 09:34:37 +01:00
Christopher Felton
fc448b61f0
Merge pull request #353 from venks1/vi-352 
Fix documentation links for Issue #352
 2021-01-01 16:47:38 -06:00
Venkat Iyer
a4c56cecdc Fix documentation links for Issue #352 2021-01-01 14:31:18 -08:00
Christopher Felton
54055f2950
Merge pull request #345 from ThomasHornschuh/init_reset_fix 
Init reset fix
 2020-12-02 06:49:55 -06:00
Christopher Felton
e99c2c5fec
Updated travis to include Python 3.9 2020-12-01 13:56:22 -06:00
Thomas Hornschuh
98ad3c5127 Delete of accidentally added file 2020-09-09 16:05:01 +02:00
Thomas Hornschuh
c398ba8a79 Whitespace fix in _toVHDL.py 
Removal of superflous args parameter in _verify.py
 2020-09-09 16:00:07 +02:00
Thomas Hornschuh
7bbb3f42d6 Fix Verfication environment and add test coverage for reset values 
Fixes in _verify.py:
- change VHDL run command to work with mcode backend and supress metavlue warnings
- added missing args/kwargs parameter passing in VerficationClass

Testcases:
Additional test init_reset_tb  in conversion/general/test_initial_values.py to verify correct assisgnment of init values
in @always_seq processes with a reset
 2020-08-10 20:53:49 +02:00
Thomas Hornschuh
8531712382 Fix for reseit values 
adds missing parantheses around a binary literal:
e.g.:
unsigned'("11000000000000000000000000000000");
 2020-08-10 20:42:23 +02:00
Keerthan Jaic
a4708fac7f
Merge pull request #333 from jck/py38 
travis: start testing on Python 3.8 too
 2020-06-13 00:04:38 +01:00
Christopher Felton
1a47ea3f86
Merge pull request #337 from raczben/master 
add more docs details to instances()
 2020-06-04 16:48:04 -05:00
Benedek Racz
2ddbfcd059
add more docs details to instances() 2020-04-12 23:23:02 +02:00
Keerthan Jaic
f93e016f7f
Merge pull request #307 from hugovk/rm-2 
Drop support for Python 2
 2020-04-10 22:53:25 +01:00
Keerthan Jaic
eda1c7e6a3 travis: start testing on Python 3.8 too 2020-04-10 19:52:48 +01:00
jdavidberger
c1c17bd605
Add +: verilog operator (#329) 
* Added test which triggers 'Part select expressions must be constant.' error message

* Added ability to make a +: operator

* Removed unnecessary print statement from test

* Changed verify to analyze
 2020-03-14 07:58:49 -05:00
Hugo
e605965ad3 Universal wheels are only for when supporting both Python 2 and 3 2020-02-04 14:30:37 +02:00
richmorj
6c25cb252a Updating uart_tx example to use @block decorator and new API. (#320) 
* Updating uart_tx example to use @block decorator and new API.

* Removed wildcard import of myhdl.

* Removed unnecessary import myhdl.
 2019-09-14 20:15:56 -05:00
Ahmet Anbar
829f6f94ed Function name is fixed (#318) 2019-08-10 21:32:39 +01:00
Hugo van Kemenade
9f38da273a
Merge branch 'master' into rm-2 2019-08-09 13:33:21 +03:00
Christopher Felton
c3a74de25f incremented revision in init 0.11 2019-05-31 17:24:04 -05:00
Christopher Felton
22de0e0a84 updated the README to reflect the 0.11 release 2019-05-31 16:49:39 -05:00
Christopher Felton
e3a42a6443
Updated docs for 0.11 release (#315) 
* updated docs for 0.11 release

* revert docs back to the myhdl RTD
 2019-05-19 15:21:04 -05:00
Christopher Felton
2f289f987e
Merge pull request #297 from myhdl/jck.docs 
update installation instructions
 2019-05-19 14:58:18 -05:00
Christopher Felton
e37ec45008
Merge pull request #277 from josyb/enum 
enum: added string output for enums in _traceSignals.py
 2019-05-19 14:57:55 -05:00
Christopher Felton
1bcd6930a4
Merge pull request #313 from josyb/Doc 
Slight wording change
 2019-05-12 18:19:11 -05:00
Josy Boelen
cb84c92d92 (pedantic) correction of deprecated 2019-05-11 14:50:17 +02:00
Hugo
fc89694a11 The future is now 2019-03-12 18:34:14 +02:00
Hugo
81c76f3a52 Add python_requires to help pip 2019-03-12 17:57:19 +02:00
Hugo
562aa3a409 Drop support for legacy Python 2.7 2019-03-12 17:51:12 +02:00
Hugo
a74f26da21 sudo no longer needed https://blog.travis-ci.com/2018-11-19-required-linux-infrastructure-migration 2019-03-12 15:24:49 +02:00
Keerthan Jaic
f8efa3d041
Merge pull request #302 from jck/debug_info 
add simple debug info module
 2019-02-03 20:15:56 -05:00
Keerthan Jaic
9374cc6915 add simple debug info module 2019-02-03 17:39:19 -05:00
Keerthan Jaic
ea716db8d2 update installation instructions 
fixes #295
 2019-02-02 23:25:27 -05:00
Keerthan Jaic
e98d663219
Merge pull request #298 from myhdl/jck.issue_templates 
basic issue templates
 2019-02-02 23:22:13 -05:00
Keerthan Jaic
e25bf37681 basic issue templates 2019-02-02 23:21:38 -05:00
Christopher Felton
f696b82ca5
Merge pull request #275 from rubund/spelling_fixes 
Spelling fixes in documentation
 2019-01-09 06:22:30 -06:00
Christopher Felton
56745dc2a5
Merge pull request #292 from josyb/EKWCD2 
Enhanced VHDL keyword collision detect
 2019-01-09 06:21:57 -06:00
Josy Boelen
197f1d3c9b Nested Top-Level Interfaces (#270) 
* _analyze.py: added top-level conversion of nested Interfaces
tb_inc.v: this commit keeps popping up ...

* Added initial test for conversion of nested interfaces at the top-level

* added conversion in __main__ to allow 'visual' inspection of generated code

* corrected 'renaming'
test_interfaces2.py: added if __name__ == '__main__': section to test locally
test_toplevel_interfaces.py: reworked structure
 2019-01-09 06:16:52 -06:00
Josy Boelen
8a3af6f856 conversion to VHDL: moved validation of port names before assign port_num names in case of 'std_logic_ports=True' 2019-01-04 09:21:03 +01:00
Josy Boelen
e18557760f Enhanced Enhanced VHDL Keyword Collision Check (#285) 
* added clearing of _usednames list at start of conversion

* [ENH] Added tests for checking the VHDL code for picking up invalid names

* added check for double underscore in VHDL names

* corrected (with Henry's help) to run with Python 3.x

* added category=ToVHDLWarning in _nameValid() check

* move test for used VHDL name one level up
added a main i test_keywords.py to run the tests manually (and debug them with print() statements ...)

* corrected invalid_function_underscore to call on invalid_signal_underscore to solicit for a double underscore
 2018-12-06 08:10:08 -06:00
Josy Boelen
b94e67bed0 corrected invalid_function_underscore to call on invalid_signal_underscore to solicit for a double underscore 2018-12-05 20:12:30 +01:00
Josy Boelen
f65826a5a9 move test for used VHDL name one level up 
added a main i test_keywords.py to run the tests manually (and debug them with print() statements ...)
 2018-12-05 20:04:20 +01:00