FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity
2,131 Commits 9 Branches 41 Tags
Commit Graph

404 Commits

Author SHA1 Message Date
Venkat Iyer
a4c56cecdc Fix documentation links for Issue #352 2021-01-01 14:31:18 -08:00
Benedek Racz
2ddbfcd059
add more docs details to instances() 2020-04-12 23:23:02 +02:00
Ahmet Anbar
829f6f94ed Function name is fixed (#318) 2019-08-10 21:32:39 +01:00
Christopher Felton
e3a42a6443
Updated docs for 0.11 release (#315) 
* updated docs for 0.11 release

* revert docs back to the myhdl RTD
 2019-05-19 15:21:04 -05:00
Josy Boelen
cb84c92d92 (pedantic) correction of deprecated 2019-05-11 14:50:17 +02:00
Christopher Felton
f696b82ca5
Merge pull request #275 from rubund/spelling_fixes 
Spelling fixes in documentation
 2019-01-09 06:22:30 -06:00
Ruben Undheim
715ee56314 Spelling fixes found by Debian lintian 2018-09-30 21:16:42 +02:00
Emilio Wuerges
6c01303a5e
Fixed doc: replaced a @instance by a @block. 2018-09-29 16:42:28 -03:00
Alex Forencich
dfea638ef3 Rename async to isasync to resolve conflict with python 3.7 2018-08-20 11:37:47 -07:00
Jan Decaluwe
8153a3e630 proofread 2018-04-02 09:25:42 +02:00
Jan Decaluwe
bb69f9f481 update 2018-04-01 18:22:50 +02:00
Jan Decaluwe
6104534150 reference update for block 2018-04-01 10:29:07 +02:00
Jan Decaluwe
4973434f5d version number 2018-03-29 17:29:24 +02:00
Jan Decaluwe
9aedff08b9 typo 2018-03-28 21:11:31 +02:00
Jan Decaluwe
bafd25fd25 version bump 2018-03-28 20:53:46 +02:00
Jan Decaluwe
62675e6a80 manual update 2016-06-20 18:59:39 +02:00
Jan Decaluwe
5e1045ef9b conversion examples 2016-05-23 16:11:01 +02:00
Jan Decaluwe
7f068bb0ea Review and update unittest chapter 2016-05-22 14:01:58 +02:00
Jan Decaluwe
5c8fe79296 Revise unittest chapter 2016-05-20 11:31:04 +02:00
Jan Decaluwe
37955746f7 Modernize bin2gray; also fix trace setting in hierarchy 2016-05-18 22:29:58 +02:00
Jan Decaluwe
095eb040e7 Rewrote chapter completely, example code snippets only 2016-05-18 14:17:25 +02:00
Jan Decaluwe
f272f8fba4 Use myhdldoctools instead of doctest 2016-05-11 21:02:34 +02:00
Jan Decaluwe
d1fa460311 Update first part of the manual 2016-03-22 18:09:38 +01:00
Keerthan Jaic
038310d95a docs: custom directive for including/running examples 2016-03-15 18:32:11 -04:00
srivatsansoft
8e69e0f334 updated doc for the new public method sim.quit() 2016-03-03 07:46:19 +05:30
Marcel Hellwig
ea6cba2f40 Add 'filename' attribute to traceSignals 2016-01-30 20:17:01 +01:00
Nic McDonald
94bc28f076 Add 'directory' attribute to traceSignals. 
This change does exactly what the 'directory' attribute for toVerilog and toVHDL
do. It allows the user to specify the output directory for VCD files.

This commit includes the source change, documentation change, and a py.test
change to test the functionality.
 2016-01-24 22:17:37 -08:00
Jan Decaluwe
7e3b071aa2 what's new updates 2015-07-09 09:22:33 +02:00
Jan Decaluwe
44635e7132 Streamlined interface documentation 2015-07-08 09:30:44 +02:00
Jan Decaluwe
2d6be545a7 Doc for std_logic_ports 2015-07-08 08:44:45 +02:00
Jan Decaluwe
0ede42417f Doc update for ConcatSignal 2015-07-07 10:06:31 +02:00
Jan Decaluwe
1d7b20098a add whatsnew0.5 for completeness 2015-07-07 08:38:09 +02:00
Jan Decaluwe
e07ac7f5a0 Add old whatsnew docs to index 2015-07-06 08:52:25 +02:00
Keerthan Jaic
91a8148953 docs: Move old whatsnew to separate section 2015-06-27 08:47:55 -04:00
Keerthan Jaic
3b78a68981 docs: use version from myhdl.__version__ 2015-06-27 08:43:37 -04:00
Keerthan Jaic
ebb1b12ff8 whatsnew update 2015-06-27 08:36:23 -04:00
Keerthan Jaic
0253256938 Fix newlines in whatsnew/0.4.rst 2015-06-27 08:14:05 -04:00
Keerthan Jaic
2a08b7d60c wip: whatsnew update 2015-06-22 06:51:00 -04:00
Keerthan Jaic
55df36f4bb Convert olddoc whatsnew to rst and move to doc 2015-04-27 16:09:24 -04:00
Keerthan Jaic
f8825dd92c added tox.ini, autobuild target for docs makefile 2015-04-27 16:09:23 -04:00
Christopher Felton
6c65f973b6 cleaned up a conversion example, removed unused code 2015-03-25 07:57:24 -05:00
Josy Boelen
2b220aac4a corrected URL for MEP-107 2015-03-14 13:30:40 +01:00
Shen Chen
87c6a8a1e3 update docs on Cosimulation(exe, ...) 2015-02-26 17:52:46 +08:00
Christopher Felton
1513a24e18 Updated 0.9 documentation. 
Updated the MyHDL manual to include the 0.9 what's new in the
index and additional verbage in the conversion section on
interfaces.  This commit is also being used as a test vehicle
for the new development flow using git.
 2015-02-22 18:52:09 -06:00
heng
b67145c003 Merged jandecaluwe/myhdl/0.9-dev into 0.9-dev-set_file_dir 
--HG--
branch : 0.9-dev-set_file_dir
 2015-02-19 12:20:24 +00:00
Henry Gomersall
f83dbe835d Added tests, code and docs to implement directory setting for toVHDL and toVerilog. 
--HG--
branch : 0.9-dev-set_file_dir
 2015-02-18 20:38:49 +00:00
jandecaluwe
be0a31b21d Merged in heng/myhdl/0.9-dev-doctest (pull request #14) 
Doctests for rtl.rst

--HG--
branch : 0.9-dev
 2015-02-16 17:42:25 +01:00
Christopher Felton
5c2d8452c9 updated 0.9 what's new 
--HG--
branch : 0.9-dev
 2015-02-08 20:08:53 -06:00
Henry Gomersall
1511dd6de0 Simplified the mux doctest to only have one copy of the code. 
--HG--
branch : 0.9-dev
 2015-01-09 11:14:35 +00:00
Henry Gomersall
346cafa374 Added the FSM in rtl.rst to the doctest code. 
--HG--
branch : 0.9-dev
 2015-01-04 17:21:09 +00:00