FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity
1,950 Commits 9 Branches 41 Tags
Commit Graph

1950 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
jandecaluwe
ebb7bcbc21 Merge pull request #97 from cfelton/vhdl_delay 
VHDL delay (wait) conversion fix
 2015-07-11 08:24:50 +02:00
Chris Felton
67bc0b46b1 use integer instead of real for delay 2015-07-10 06:46:11 -05:00
Christopher Felton
cb01c8c710 VHDL delay (wait) conversion fix 2015-07-09 10:26:35 -05:00
Jan Decaluwe
7e3b071aa2 what's new updates 2015-07-09 09:22:33 +02:00
Jan Decaluwe
44635e7132 Streamlined interface documentation 2015-07-08 09:30:44 +02:00
Jan Decaluwe
2d6be545a7 Doc for std_logic_ports 2015-07-08 08:44:45 +02:00
Jan Decaluwe
0ede42417f Doc update for ConcatSignal 2015-07-07 10:06:31 +02:00
jandecaluwe
01146bf25f More consistency in doc versions 2015-07-07 08:53:12 +02:00
Jan Decaluwe
1d7b20098a add whatsnew0.5 for completeness 2015-07-07 08:38:09 +02:00
Jan Decaluwe
e07ac7f5a0 Add old whatsnew docs to index 2015-07-06 08:52:25 +02:00
Jan Decaluwe
e1c1de7420 Version bump for 0.9.0 2015-07-06 08:26:48 +02:00
Christopher Felton
f27b351c78 fixed VHDL variable conversion issue in test_interface4 2015-07-01 19:20:43 -05:00
Isaac Garzon
841c1547ac Added a reference comment for the set_inheritable implementation 2015-06-29 00:27:40 +03:00
jandecaluwe
a9160da3a3 Merge pull request #92 from jck/0.9-release 
0.9 docs update
 2015-06-28 21:32:51 +02:00
jandecaluwe
db36c4f111 Merge pull request #91 from jck/issue_82 
fix issue 82
 2015-06-28 21:31:28 +02:00
jandecaluwe
c0911ab13c Merge pull request #90 from jck/pytest-core 
Core test improvements
 2015-06-28 21:29:01 +02:00
Isaac Garzon
d3b17a56f2 Refactored set_inheritance code into the _util module 
Fixed the VPI tests for Windows
 2015-06-28 20:36:09 +03:00
Keerthan Jaic
91a8148953 docs: Move old whatsnew to separate section 2015-06-27 08:47:55 -04:00
Keerthan Jaic
3b78a68981 docs: use version from myhdl.__version__ 2015-06-27 08:43:37 -04:00
Keerthan Jaic
ebb1b12ff8 whatsnew update 2015-06-27 08:36:23 -04:00
Keerthan Jaic
0253256938 Fix newlines in whatsnew/0.4.rst 2015-06-27 08:14:05 -04:00
Keerthan Jaic
c8ed68d148 workaround unrelated bug in test_interfaces4 2015-06-27 07:43:12 -04:00
Keerthan Jaic
87fd17be79 test/core: some whitespace lint fixes 2015-06-27 05:27:53 -04:00
Keerthan Jaic
ce89c6a1b6 test/core: cleanup unused imports 2015-06-27 05:17:07 -04:00
Keerthan Jaic
af42ad7ecf refactor frequenty used exception kind check pattern 2015-06-27 04:58:57 -04:00
Keerthan Jaic
e0b4690f48 test_intbv: simplify some tests using pytest.raises 2015-06-27 04:58:31 -04:00
Keerthan Jaic
168b0670c4 test_modbv: simplify some tests using pytest.raises 2015-06-27 04:39:33 -04:00
Keerthan Jaic
d7869ddf6e test_enum: simplify some tests using pytest.raises 2015-06-27 04:36:01 -04:00
Keerthan Jaic
3883e037ca test_Signal: simplify some tests using pytest.raises 2015-06-27 04:33:35 -04:00
Keerthan Jaic
39bf329fa7 remove unittest main in core tests 2015-06-27 03:46:16 -04:00
Isaac Garzon
e8def55da7 Removed python < 3.4 support code from cosimulation 
Separated Windows and Linux ModelSim VPI code
 2015-06-26 11:10:20 +03:00
Isaac Garzon
44007d4658 Fixed python indentation... 2015-06-26 03:53:13 +03:00
Isaac Garzon
329d7a1785 Windows support for co-simulation 2015-06-26 03:24:18 +03:00
Keerthan Jaic
b4d2b8a48b renable pypy cosimulation tests 2015-06-24 22:35:05 -04:00
Keerthan Jaic
d25274b0d8 Fix cosim test for pytest 2015-06-24 16:15:20 -04:00
Keerthan Jaic
f750688630 test_signal: rename setup, teardown for pytest 2015-06-24 16:14:50 -04:00
Keerthan Jaic
6da1f50b85 Create tmpfile fixture for tracesignals test 
This ensures that the generated VCDs don't  clutter the project tree,
and allows us to do parallel testing using pytest-xdist.
 2015-06-24 16:12:56 -04:00
Keerthan Jaic
4e13aa1daa Convert most core unittests to pytest 
These tests can be directly converted now since they don't use
setup/teardowns
 2015-06-24 15:58:15 -04:00
Keerthan Jaic
758e172f92 tox: install pytest-xdist, set pytest basetemp dir 2015-06-24 13:04:23 -04:00
Keerthan Jaic
8f70de0895 change core test assertions to pytest style 2015-06-24 13:04:07 -04:00
Keerthan Jaic
3adb53a046 test_cosim: use abspath in the exe 
This ensures that this test will run from anywhere instead of just
test/core.
tox now works for all core tests
 2015-06-24 11:20:10 -04:00
Keerthan Jaic
cdf2b1aa68 move perf_inferwaiter to benchmarks dir 2015-06-24 11:20:10 -04:00
Keerthan Jaic
7fea7bdd9d avoid renaming attribute references twice 
This commit fixes bugs introduced by 08519b4
Fixes #82
 2015-06-23 05:57:14 -04:00
Keerthan Jaic
2a08b7d60c wip: whatsnew update 2015-06-22 06:51:00 -04:00
Henry Gomersall
cf17de31f4 Fixed the vivado tests to properly cover their respective intents. 2015-06-18 10:48:29 +01:00
Henry Gomersall
14c6f75955 Fixed init vals for verilog. Still a problem with the tests. 2015-06-17 21:17:21 +01:00
Henry Gomersall
93d5b4de9e Added initial value support, with vivado tests. 2015-06-17 19:16:44 +01:00
Christopher Felton
87784ad240 enabled initial value support 2015-06-12 10:53:43 -05:00
jandecaluwe
254e458917 Merge pull request #87 from josyb/std_logic_ports-ShadowSignals 
std_logic_ports and ShadowSignals (revisited)
 2015-05-31 14:52:58 +02:00
jandecaluwe
47522facc3 Merge pull request #85 from cfelton/test_interfaces 
fixed convertible testbench issues
 2015-05-31 10:35:45 +02:00