FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity
1,917 Commits 9 Branches 41 Tags
Commit Graph

3 Commits

Author SHA1 Message Date
Isaac Garzon
e8def55da7 Removed python < 3.4 support code from cosimulation 
Separated Windows and Linux ModelSim VPI code
 2015-06-26 11:10:20 +03:00
Isaac Garzon
329d7a1785 Windows support for co-simulation 2015-06-26 03:24:18 +03:00
Christopher Felton
6166f0fbac Created a separate Makefile and VPI for modelsim to fix a memory leak issue. 
--HG--
branch : 0.8-dev
 2011-07-22 10:42:49 -05:00