FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity
1,905 Commits 9 Branches 41 Tags
Commit Graph

1905 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Patrick Egan
7f31b570f7 Fixed _VHDLNameValidation.py method calls in _toVHDL.py 2016-09-01 23:57:03 -04:00
Patrick Egan
e11125a07a Removed class structure and fixed errors related to .lower() usage 2016-09-01 12:01:02 -04:00
Patrick Egan
1520d995c1 Fixed analyze import problem and updated .gitignore to exclude pycharm configuration files 2016-09-01 01:51:25 -04:00
Patrick Egan
acbe257c85 Fixed type error in for loops 2016-05-30 00:10:41 -04:00
Patrick Egan
7f5daed963 Fixed naming in code 2016-03-25 19:43:33 -04:00
Patrick Egan
06845b8f90 Finished documentation 2016-03-25 16:38:56 -04:00
Patrick Egan
68f86002cd Added implementation of nameValid to toVHDL.py 2016-03-25 16:18:05 -04:00
Patrick Egan
56429acf39 Encapsulated all of the name validation script into a class 2016-03-25 15:59:21 -04:00
Patrick Egan
246377894b Completed nameValid function 2016-03-25 15:53:11 -04:00
Patrick Egan
b42c1356f8 Added _VHDLNameValidation.py with a list to contain all VHDL keywords and a function to return true if a string passed through matched one of the VHDL keywords 2016-03-25 15:11:31 -04:00
Jan Decaluwe
ac9ad7bcd0 experiment with pylint 2016-03-21 14:40:47 +01:00
Jan Decaluwe
6d47ba9d25 autopep8 the whole thing 2016-03-21 13:04:41 +01:00
Jan Decaluwe
d8910e93ba autopep8 whitespace issues 2016-03-21 12:06:17 +01:00
Jan Decaluwe
1a206679cc Fix unused imports 2016-03-21 11:49:35 +01:00
jandecaluwe
ff844aec98 Merge pull request #158 from jck/docs-update 
docs: custom directive for including/running examples
 2016-03-20 14:26:07 +01:00
jandecaluwe
1a856f1222 Merge pull request #147 from jandecaluwe/mep-114 
MEP 114
 2016-03-20 13:34:14 +01:00
Jan Decaluwe
e4550bc5a7 Rename BlockInstance to Block 2016-03-19 17:28:55 +01:00
Jan Decaluwe
a12b67f040 Functional approach for block decorator; remove a class level 2016-03-19 17:23:42 +01:00
Jan Decaluwe
f305c9b304 run_sim 2016-03-18 14:48:36 +01:00
Jan Decaluwe
f26175575a add quit_sim() method 2016-03-18 10:48:08 +01:00
Jan Decaluwe
107ed0a9cb Update API names 2016-03-17 10:53:12 +01:00
Jan Decaluwe
7f05bf423d Rename analyze / verify methods; shorter, consistent name 2016-03-16 11:23:03 +01:00
Keerthan Jaic
038310d95a docs: custom directive for including/running examples 2016-03-15 18:32:11 -04:00
Keerthan Jaic
1c26718563 hello1.py: print function 2016-03-15 18:32:11 -04:00
jandecaluwe
33bf480df6 Merge pull request #157 from jck/mep-114 
Mep 114 update
 2016-03-15 20:09:14 +01:00
Keerthan Jaic
436209c168 do not set converter name always 2016-03-15 14:26:59 -04:00
Keerthan Jaic
f261156e54 cursory conf_sim method 2016-03-15 14:12:53 -04:00
Keerthan Jaic
49053b352e support some options in the convert method 2016-03-15 14:12:27 -04:00
Jan Decaluwe
bbac626db4 Migrate some tests 2016-03-15 16:21:43 +01:00
Jan Decaluwe
b0e0928ab4 Experiment run method on block 2016-03-13 14:47:52 +01:00
Jan Decaluwe
3b551271d2 Case insensitive hdl spec 2016-03-13 10:55:22 +01:00
Jan Decaluwe
ce66e4f107 Use verify/analyze methods in some tests 2016-03-12 11:17:13 +01:00
Jan Decaluwe
93e5f9642e Forgot to add 2016-03-12 09:34:14 +01:00
Jan Decaluwe
b13553eefb Rename module -> block 2016-03-12 09:20:20 +01:00
Jan Decaluwe
6ecce37842 conversion method 2016-03-12 08:57:38 +01:00
Jan Decaluwe
d06a94db0c make verify() a method 2016-03-10 21:14:36 +01:00
Jan Decaluwe
f461b19f4d Better names for private methods 2016-03-10 20:46:05 +01:00
Jan Decaluwe
dad02d8e60 Use module decorator in qualified way 2016-03-10 20:27:07 +01:00
jandecaluwe
620c03a5a5 Merge pull request #154 from cfelton/readme_update 
updated test/bugs readme with naming convention
 2016-03-08 08:59:59 +01:00
Christopher Felton
698c156ccd updated test/bugs readme with naming convention 2016-03-07 21:28:43 -06:00
Jan Decaluwe
2961b9ae54 Merge branch 'master' into mep-114 
Conflicts:
	myhdl/_Simulation.py
	myhdl/_traceSignals.py
	myhdl/conversion/_toVerilog.py
	myhdl/test/core/test_traceSignals.py
 2016-03-05 10:36:21 +01:00
Jan Decaluwe
a109b7ade9 remove this 2016-03-05 10:06:59 +01:00
jandecaluwe
9563f6f4af Merge pull request #153 from forumulator/testCoverage 
Test coverage
 2016-03-05 09:58:40 +01:00
Jan Decaluwe
2589a713d5 Drop support for 2.6 2016-03-04 18:54:17 +01:00
Jan Decaluwe
86ec7e81c9 Use to_string to support long vectors; with various implications... 2016-03-04 17:42:50 +01:00
Jan Decaluwe
0d9dc8f45a correct simulator names 2016-03-04 10:47:04 +01:00
forumulator
68302ecc6a Merge branch 'master' of https://github.com/jandecaluwe/myhdl 2016-03-03 17:15:49 +05:30
forumulator
89015a6fde Increased modbv test coverage 2016-03-03 17:07:05 +05:30
forumulator
5854b7d906 Increased test coverage for modbv class 2016-03-03 17:01:23 +05:30
Jan Decaluwe
14d6ae1320 Removed superfluous special case for enum's 2016-03-03 10:53:30 +01:00