FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity
1,618 Commits 9 Branches 41 Tags
Commit Graph

1618 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
jandecaluwe
b0acbd2897 Merge pull request #17 from cfelton/master 
added py.test test/core2 to travis
 2015-03-03 19:40:12 +01:00
jandecaluwe
0d93c22eef Update README.md 
Fix badges
 2015-03-03 16:22:37 +01:00
Jan Decaluwe
4ddd0d0c93 Merge branch '0.8-maintenance' 2015-03-02 18:28:03 +01:00
Jan Decaluwe
524a2ae95a Solved github issue #12 2015-03-02 18:27:02 +01:00
Jan Decaluwe
48490359d0 Added gitignore here also 2015-03-02 18:12:37 +01:00
Chris Felton
12d127c1db added py.test test/core2 to travis 2015-03-01 18:43:57 -06:00
jandecaluwe
88487b8f7a Merge pull request #16 from javValverde/master 
Change format of README to markdown.
 2015-02-28 20:18:12 +01:00
javValverde
e70640328b Merge branch 'readme' 
Conflicts:
	README.md
 2015-02-28 19:32:01 +01:00
javValverde
9079c4fe63 Reference @jandecaluwe's travis account 2015-02-28 19:28:49 +01:00
javValverde
1cf1adb3e5 Add landscape badge to README.md 2015-02-28 19:08:36 +01:00
javValverde
6f64189f56 Add 1st version of landscape settings 2015-02-28 19:07:46 +01:00
javValverde
031f88094e Change format of README to markdown. 
Add badges for docs and build (continuous integration)
 2015-02-28 18:53:53 +01:00
jandecaluwe
69c89fa70e Merge pull request #11 from jck/master 
conv: allow modifying bits of signals inside lists
 2015-02-27 08:44:51 +01:00
Keerthan Jaic
da340434e0 conv: allow modifying bits of signals inside lists 
This commit fixes conversion breaking while modifying bits of signal
inside list.
example: somelist[i].next[j] = something
 2015-02-26 18:19:09 -08:00
jandecaluwe
cf6f153ced Merge pull request #8 from cogenda/cosim_cmdline 
Cosim cmdline
 2015-02-26 23:32:22 +01:00
jandecaluwe
9de8556f3e Merge pull request #9 from hgomersall/master 
toVHDL.directory should also set where the package file is placed
 2015-02-26 22:51:01 +01:00
jandecaluwe
0eed8f4d61 Merge pull request #7 from jck/master 
Travis CI, gitignore, misc fixes
 2015-02-26 22:45:26 +01:00
Keerthan Jaic
e1400e4777 travis: move iverilog installation to travis.yml 2015-02-26 12:04:20 -08:00
Keerthan Jaic
d682d40e31 Merge pull request #1 from cogenda/travis_ci 
travis-ci: add co-simulation tests.
 2015-02-26 11:22:59 -08:00
Henry Gomersall
f2049fd860 Merge remote-tracking branch 'upstream/master' 
Merging in upstream master
 2015-02-26 12:56:11 +00:00
Henry Gomersall
0945697fc8 Made sure the myhdl VHDL support package is also placed in the desired directory when the directory attribute of toVHDL is set. 2015-02-26 12:52:00 +00:00
Shen Chen
870b735f2b travis-ci: add co-simulation tests. 2015-02-26 19:39:46 +08:00
Shen Chen
09c98e525e switch to list-of-command-arguments in cosimulation testcases 2015-02-26 17:53:26 +08:00
Shen Chen
87c6a8a1e3 update docs on Cosimulation(exe, ...) 2015-02-26 17:52:46 +08:00
Shen Chen
f0a98965ba cosim: simulator command line (exe) may contain arguments with spaces. Use a list of string, each for an argument, in this case. 2015-02-26 16:32:20 +08:00
Keerthan Jaic
ffd01a5eac remove 'import exceptions' 
It does not need to be imported manually
 2015-02-25 20:52:55 -08:00
Keerthan Jaic
2894164a6d _util.py: remove unused imports 2015-02-25 20:52:36 -08:00
Keerthan Jaic
78eba1bb37 fix _convutils references 2015-02-25 20:52:29 -08:00
Keerthan Jaic
bbeb992115 merge util and convutils 2015-02-25 20:52:12 -08:00
Keerthan Jaic
2c14cefbcb Fix format string for py2.6 compatibility 2015-02-25 20:52:08 -08:00
Keerthan Jaic
c2021eb8c7 Remove unsupported type check in _analyze.py since it is already done in _toVerilog,_toVHDL 2015-02-25 20:51:53 -08:00
Keerthan Jaic
5d4ebcdf0c travis: disable email notificatoins 2015-02-25 20:41:56 -08:00
Keerthan Jaic
42e9645ea4 add ci script and travis.yml 2015-02-25 20:32:11 -08:00
Keerthan Jaic
e459c42dd0 Create gitignore 2015-02-25 19:56:56 -08:00
jandecaluwe
a439a92b4d Merge pull request #4 from josyb/master 
set correct length when initialising an intbv with a binary string containing underscores
 2015-02-25 21:00:49 +01:00
Josy Boelen
afd91bdc8d set correct length when initialising an intbv with a binary string containing underscores 2015-02-25 20:51:30 +01:00
jandecaluwe
912938283d Merge pull request #3 from cfelton/master 
Updated 0.9 documentation.
 2015-02-23 14:13:55 +01:00
Christopher Felton
1513a24e18 Updated 0.9 documentation. 
Updated the MyHDL manual to include the 0.9 what's new in the
index and additional verbage in the conversion section on
interfaces.  This commit is also being used as a test vehicle
for the new development flow using git.
 2015-02-22 18:52:09 -06:00
jandecaluwe
f6ece0d097 Merged in heng/myhdl/0.9-dev-set_file_dir (pull request #19) 
Adding a directory attribute to toVHDL and toVerilog

--HG--
branch : 0.9-dev
 2015-02-19 21:12:01 +01:00
Henry Gomersall
684c65ff60 Merge in branches from main repository. 
--HG--
branch : 0.9-dev-set_file_dir
 2015-02-19 12:34:54 +00:00
Henry Gomersall
b196271e8d Made sure the no_testbench state was maintained despite the test. Also added behavioural docstrings to the test code. 
--HG--
branch : 0.9-dev-set_file_dir
 2015-02-19 12:32:47 +00:00
heng
b67145c003 Merged jandecaluwe/myhdl/0.9-dev into 0.9-dev-set_file_dir 
--HG--
branch : 0.9-dev-set_file_dir
 2015-02-19 12:20:24 +00:00
Jan Decaluwe
940608135a Merge 
--HG--
branch : 0.9-dev
 2015-02-18 22:05:28 +01:00
Henry Gomersall
f83dbe835d Added tests, code and docs to implement directory setting for toVHDL and toVerilog. 
--HG--
branch : 0.9-dev-set_file_dir
 2015-02-18 20:38:49 +00:00
Jan Decaluwe
3d0114ea83 Merge from default 
--HG--
branch : 0.9-dev
 2015-02-18 19:01:04 +01:00
jandecaluwe
d2ba09a6f2 Merged in alexforencich/myhdl/vpi_fix (pull request #16) 
Allow more arguments in icarus verilog VPI
 2015-02-18 18:55:58 +01:00
Josy Boelen
f521550b35 see issue #29: ListOfSIgnals in VHDL sensitivity list 
--HG--
branch : 0.9-dev
 2015-02-18 10:04:03 +01:00
Alex Forencich
5df9e4b89b new branch vpi_fix 
--HG--
branch : vpi_fix
 2015-02-17 21:39:57 -08:00
jandecaluwe
1492b56ce5 Merged in josyb/myhdl/0.9-dev (pull request #15) 
Helper function returning *enum* type, modbv __repr__()

--HG--
branch : 0.9-dev
 2015-02-16 18:43:25 +01:00
Jan Decaluwe
cc05bbb3f0 No idea how this got closed 
--HG--
branch : 0.9-dev
 2015-02-16 18:42:18 +01:00