843 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
jand	c7fc9d7633	binary op debug	2006-11-07 13:59:23 +00:00
jand	39a2603d92	augmented assigns	2006-11-07 11:57:26 +00:00
jand	172ff071b4	augmented assigns	2006-10-27 16:17:21 +00:00
jand	2c6c2bf81c	augmented assigns - binary	2006-10-27 09:10:58 +00:00
jand	382755425c	enum type name rel_0-6dev2	2006-10-13 21:19:31 +00:00
jand	cd72fbb29f	ram	2006-10-12 20:32:06 +00:00
jand	f6e94909f7	rom	2006-10-12 15:58:57 +00:00
jand	06e7fa9d06	constants handling	2006-10-10 20:30:50 +00:00
jand	e5d346b79d	manifest	2006-10-04 15:28:04 +00:00
jand	81ee5b2159	manifest	2006-10-04 15:21:24 +00:00
jand	bc8aa99816	version number	2006-10-04 15:15:32 +00:00
jand	26507bd97f	print	2006-10-04 15:15:17 +00:00
jand	fce4c7e7e5	ops	2006-10-04 15:03:48 +00:00
jand	045e66ebb8	cookbook examples analyzed	2006-09-19 19:58:18 +00:00
jand	3eaae1188b	removed old dirs	2006-09-19 15:39:10 +00:00
jand	30be175048	restructured conversion dir	2006-09-19 15:38:39 +00:00
jand	7ef1dd3370	copied into conversion	2006-09-19 14:37:00 +00:00
jand	605d725a56	conversion dir	2006-09-19 10:09:33 +00:00
jand	c426aa2386	restructured error and warning classes	2006-09-15 21:29:33 +00:00
jand	80c742a99f	error handling	2006-09-15 14:21:58 +00:00
jand	627e8f2e11	redo size inference	2006-09-15 13:46:25 +00:00
jand	f719e27bf7	before intro resize	2006-09-10 20:20:17 +00:00
jand	48c63e0a09	cookbook	2006-09-08 20:34:32 +00:00
jand	03665d67fa	test_dec and py.test	2006-09-08 08:30:37 +00:00
jand	3eccc04e51	loop test vhdl	2006-09-04 20:31:22 +00:00
jand	7935f3e877	added	2006-09-01 16:18:06 +00:00
jand	0ec897431f	HEC test works	2006-09-01 16:03:00 +00:00
jand	89ae9c22e6	fsm test	2006-09-01 12:39:58 +00:00
jand	db816b94ff	bin2gray test works	2006-08-28 18:38:26 +00:00
jand	1b653ac836	version number	2006-08-22 21:06:34 +00:00
jand	b9b3043810	intermediate checkin	2006-08-22 21:05:57 +00:00
jand	72df2389f0	generated verilog	2006-08-21 22:00:46 +00:00
jand	980fb2ab2d	added	2006-08-18 21:13:16 +00:00
jand	7257a6b76b	fsm example	2006-08-14 21:56:49 +00:00
jand	1aa24190e0	added	2006-08-14 21:52:10 +00:00
jand	a26c42185a	boolean operators	2006-07-15 10:23:00 +00:00
jand	3a8b0da47f	add and sub	2006-07-14 20:40:52 +00:00
jand	352dd02c90	working inc	2006-07-13 10:00:17 +00:00
jand	476ca42e3f	moved to core	2006-07-07 14:46:33 +00:00
jand	65f2f59a80	rudimentary conversion verifier test run	2006-07-07 14:41:32 +00:00
jand	e14c01d30a	first VHDL example that works	2006-07-03 21:21:16 +00:00
jand	a6b77fd084	intermediate toVHDL checkin	2006-06-29 08:10:57 +00:00
jand	5a18828ea6	initial VHDL support commit	2006-06-21 19:50:12 +00:00
jand	fa4c961844	typo	2006-05-11 07:57:27 +00:00
jand	f2e1ff2f10	0.5.1	2006-05-01 10:42:39 +00:00
jand	f43ccb3abd	deleted rel_0-5-1	2006-04-27 11:02:38 +00:00
jand	77e2887c47	to 0.5.1	2006-04-27 11:01:34 +00:00
jand	a37de0d825	typo	2006-04-14 13:21:36 +00:00
jand	afaeeaea3a	typo	2006-04-14 13:18:05 +00:00
jand	ddbeea7aa6	0.5.1	2006-04-14 13:13:05 +00:00