FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity
1,454 Commits 9 Branches 41 Tags
Commit Graph

3 Commits

Author SHA1 Message Date
Keerthan Jaic
e1400e4777 travis: move iverilog installation to travis.yml 2015-02-26 12:04:20 -08:00
Shen Chen
870b735f2b travis-ci: add co-simulation tests. 2015-02-26 19:39:46 +08:00
Keerthan Jaic
42e9645ea4 add ci script and travis.yml 2015-02-25 20:32:11 -08:00