FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity
2,139 Commits 9 Branches 41 Tags
Commit Graph

4 Commits

Author SHA1 Message Date
Jan Decaluwe
b13553eefb Rename module -> block 2016-03-12 09:20:20 +01:00
Jan Decaluwe
dad02d8e60 Use module decorator in qualified way 2016-03-10 20:27:07 +01:00
Jan Decaluwe
04b1ad949a Fix docstring for ModuleInstance; migrate example 2016-02-15 21:05:02 +01:00
Jan Decaluwe
d5ab95ff1b updated conversion examples from manual for VHDL 2008-11-19 21:19:13 +01:00