FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity
1,656 Commits 9 Branches 41 Tags
Commit Graph

2 Commits

Author SHA1 Message Date
Isaac Garzon
d3b17a56f2 Refactored set_inheritance code into the _util module 
Fixed the VPI tests for Windows
 2015-06-28 20:36:09 +03:00
Isaac Garzon
e8def55da7 Removed python < 3.4 support code from cosimulation 
Separated Windows and Linux ModelSim VPI code
 2015-06-26 11:10:20 +03:00