1
0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00

2083 Commits

Author SHA1 Message Date
Keerthan Jaic
f803c1fd8b travis: install simulator only when needed 2016-10-24 23:38:51 -04:00
Keerthan Jaic
af2b4cb041 travis: use new trusty build environment
https://docs.travis-ci.com/user/trusty-ci-environment/
2016-10-24 23:38:15 -04:00
Keerthan Jaic
f54ff1a28a travis: install ghdl only if CI_TARGET is ghdl 2016-10-24 23:37:37 -04:00
Keerthan Jaic
7e25d9dc26 travis: remove commented out allowed failures 2016-10-24 23:37:37 -04:00
Bruno Kremel
23d8fc334f Declare signal procedure parameters as signals
To fix issue 185 we need to declare procedure parameters
as signals if they are signals.
2016-09-06 09:48:19 +02:00
Patrick Egan
62e1fb9a54 Fixed object being passed to _nameValidate 2016-09-02 17:30:38 -04:00
Patrick Egan
0d6a5d78d0 made import statement in _toVHDL.py more specific and fixed warning in _VHDLNameValidation 2016-09-02 15:45:03 -04:00
Patrick Egan
7f31b570f7 Fixed _VHDLNameValidation.py method calls in _toVHDL.py 2016-09-01 23:57:03 -04:00
Patrick Egan
e11125a07a Removed class structure and fixed errors related to .lower() usage 2016-09-01 12:01:02 -04:00
Patrick Egan
1520d995c1 Fixed analyze import problem and updated .gitignore to exclude pycharm configuration files 2016-09-01 01:51:25 -04:00
Henry Gomersall
4f8ef24fdf
[BUGFIX] Tests and fix for VHDL conversion of if/elif/else->case statements for boolean signals 2016-08-25 16:17:48 +01:00
Henry Gomersall
ab4a08c3aa
Fixed problem with setting vhdl_code and verilog_code on class methods and added test. 2016-08-04 18:37:30 +01:00
Bruno Kremel
f19f1e3caf Add vhdl_/verilog_instance to _Block decorator 2016-08-04 14:37:02 +02:00
vikram9866
0ec0cf7e94 added issue 185 2016-07-18 18:10:43 +05:30
jandecaluwe
310abe82ce Merge pull request #182 from rqou/fix_print_for_real
Correctly fix _makeAST to preserve future flags
2016-07-18 07:50:10 +02:00
Robert Ou
aef94df824 Remove the limitation to have only one cosimulation 2016-07-17 17:24:45 -07:00
Robert Ou
d64ebb4377 Correctly fix _makeAST to preserve future flags
Examines the actual feature flags in use when compiling the function f
and passes those flags to compile(). Fixes #179.
2016-07-17 16:00:38 -07:00
Jan Decaluwe
1761fc2a0e Use compile instead of ast.parse() so that future flags can be passed #179
To my suprize, explitly passing the future flags was not required;
apparently the dont_inherit argument is different for ast.parse()
2016-07-17 17:45:06 +02:00
Jan Decaluwe
d5501698cc Try to get stable results with converts #176 2016-06-23 19:09:26 +02:00
Jan Decaluwe
0727f76a9d Merge branch 'master' of github.com:jandecaluwe/myhdl
Conflicts:
	myhdl/conversion/_toVerilog.py
2016-06-20 19:13:39 +02:00
Jan Decaluwe
62675e6a80 manual update 2016-06-20 18:59:39 +02:00
jandecaluwe
f4fde1c9dc Merge pull request #150 from hgomersall/initial_value_support
Initial value support
2016-06-19 21:47:26 +02:00
jandecaluwe
edd385646d Merge pull request #174 from josyb/WinCoSim
CoSimulation on Windows
2016-06-19 21:13:08 +02:00
Christopher Felton
e2f559c883 use the Block methods and code cleanup 2016-06-03 11:05:05 -05:00
Josy Boelen
6a82b0d4a0 Tidied up a left-over 'print' 2016-06-02 20:29:49 +02:00
Christopher Felton
6999886051 added nested interface to the interface test 2016-06-02 12:45:28 -05:00
Josy Boelen
7f0282c026 _Cosimulation.py: changed split of 'exe' specification
_compat.py: corrected SetHandleInformation invocation
_verify.py: added -2008 option to 'vcom' to recognise new 'to_hstring' function
test/core/test_Cosimulation.py: reworked 'file handle to file descriptor' extraction under WIndows
2016-06-01 21:50:49 +02:00
Patrick Egan
acbe257c85 Fixed type error in for loops 2016-05-30 00:10:41 -04:00
Henry Gomersall
4b4be7be6c
Merge remote-tracking branch 'upstream/master' into initial_value_support 2016-05-27 18:25:38 +01:00
Henry Gomersall
0b87349dc0
Removed redundant print statement in VHDL conversion. 2016-05-27 12:52:43 +01:00
srivatsansoft
c8e0dce0c7 Added test for issue 169 2016-05-24 23:03:33 +05:30
srivatsansoft
eb770a199d added test for issue169 2016-05-24 22:46:15 +05:30
Jan Decaluwe
5e1045ef9b conversion examples 2016-05-23 16:11:01 +02:00
Jan Decaluwe
7f068bb0ea Review and update unittest chapter 2016-05-22 14:01:58 +02:00
Jan Decaluwe
5c8fe79296 Revise unittest chapter 2016-05-20 11:31:04 +02:00
Jan Decaluwe
5651c50ede split test cases for gray tests 2016-05-18 22:37:05 +02:00
Jan Decaluwe
37955746f7 Modernize bin2gray; also fix trace setting in hierarchy 2016-05-18 22:29:58 +02:00
Jan Decaluwe
095eb040e7 Rewrote chapter completely, example code snippets only 2016-05-18 14:17:25 +02:00
Jan Decaluwe
18d0fe0989 Addressed issue #167 2016-05-16 12:30:13 +02:00
Jan Decaluwe
aca93321c7 Added _Block to instances() check 2016-05-14 18:31:54 +02:00
Jan Decaluwe
8e4b8222c1 testbench instead of tb 2016-05-12 12:40:04 +02:00
Jan Decaluwe
f272f8fba4 Use myhdldoctools instead of doctest 2016-05-11 21:02:34 +02:00
Jan Decaluwe
3b5ad3b471 pypystats 2016-05-10 14:09:01 +02:00
Henry Gomersall
8d386aac23
Made the initial value assignment for the LoS case much less verbose for the common case where all the values are the same. 2016-05-06 17:54:25 +01:00
Henry Gomersall
1b61a25759
Added support for enum initial values, and made the VHDL default for unsupported type to set no initial value. 2016-05-06 10:52:06 +01:00
Henry Gomersall
2bdd94c90a
Removed erroneous and superfluous pring statement from the last commit, used during debugging. 2016-05-05 14:35:40 +01:00
Henry Gomersall
94dc89df67
Added lists of signals to the initial value support. 2016-05-05 14:26:14 +01:00
Henry Gomersall
0edc13bf5f
Updated tests to new block style and also changed no_initial_values -> initial_values 2016-05-04 13:32:29 +01:00
Henry Gomersall
cc39cda77e
Merge 'upstream/master' into initial_value_support 2016-04-28 15:14:43 +01:00
Jan Decaluwe
842d9d4fd8 Benchmark updates for pypy 4.0.1 pypy-4.0.1 2016-04-25 13:26:44 +02:00