FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity
2,061 Commits 9 Branches 41 Tags
Commit Graph

3 Commits

Author SHA1 Message Date
Alex Forencich
dfea638ef3 Rename async to isasync to resolve conflict with python 3.7 2018-08-20 11:37:47 -07:00
Jan Decaluwe
dad02d8e60 Use module decorator in qualified way 2016-03-10 20:27:07 +01:00
Jan Decaluwe
e51da60524 add @always_seq and modbv to conversion examples 
--HG--
branch : 0.8-dev
 2012-12-21 17:08:50 +01:00