mirror of
https://github.com/myhdl/myhdl.git
synced 2024-12-14 07:44:38 +08:00
39 lines
665 B
VHDL
39 lines
665 B
VHDL
-- File: rom.vhd
|
|
-- Generated by MyHDL 0.7dev
|
|
-- Date: Fri Jul 2 13:23:51 2010
|
|
|
|
library IEEE;
|
|
use IEEE.std_logic_1164.all;
|
|
use IEEE.numeric_std.all;
|
|
use std.textio.all;
|
|
|
|
use work.pck_myhdl_07dev.all;
|
|
|
|
entity rom is
|
|
port (
|
|
dout: out unsigned(7 downto 0);
|
|
addr: in unsigned(3 downto 0)
|
|
);
|
|
end entity rom;
|
|
-- ROM model
|
|
|
|
architecture MyHDL of rom is
|
|
|
|
|
|
begin
|
|
|
|
|
|
|
|
|
|
ROM_READ: process (addr) is
|
|
begin
|
|
case to_integer(addr) is
|
|
when 0 => dout <= "00010001";
|
|
when 1 => dout <= "10000110";
|
|
when 2 => dout <= "00110100";
|
|
when others => dout <= "00001001";
|
|
end case;
|
|
end process ROM_READ;
|
|
|
|
end architecture MyHDL;
|