FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity
27 Commits 9 Branches 41 Tags
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
jand 44f9d1e850 Added README.txt
2003-01-30 22:35:52 +00:00
example
Added README.txt
2003-01-30 22:35:52 +00:00
myhdl
set slice review
2003-01-30 21:39:01 +00:00
CHANGES.txt
Added
2003-01-30 17:30:38 +00:00
LICENSE.txt
Added license
2003-01-28 10:13:57 +00:00
MANIFEST.in
Put into a project
2003-01-23 23:21:31 +00:00
README.txt
Added
2003-01-30 17:30:38 +00:00
setup.py
version check
2003-01-30 17:19:02 +00:00
test.py
Added
2003-01-30 17:00:10 +00:00

README.txt 

myhdl Release 0.1
=================

INTRODUCTION
------------

INSTALLATION
------------

DOCUMENTATION
-------------

EXAMPLES
--------
Description
No description provided
Readme 14 MiB
Languages
Python 86.2%
C 5.9%
Verilog 5.8%
VHDL 1.2%
Shell 0.5%
Other 0.4%