mirror of
https://github.com/myhdl/myhdl.git
synced 2024-12-14 07:44:38 +08:00
113 lines
2.7 KiB
Python
113 lines
2.7 KiB
Python
from __future__ import generators
|
|
|
|
import unittest
|
|
from unittest import TestCase
|
|
|
|
from myhdl import Simulation, Signal, delay, intbv, bin
|
|
|
|
from bin2gray import bin2gray
|
|
|
|
MAX_WIDTH = 10
|
|
|
|
def nextLn(Ln):
|
|
""" Return Gray code Ln+1, given Ln. """
|
|
Ln0 = ['0' + codeword for codeword in Ln]
|
|
Ln1 = ['1' + codeword for codeword in Ln]
|
|
Ln1.reverse()
|
|
return Ln0 + Ln1
|
|
|
|
class TestOriginalGrayCode(TestCase):
|
|
|
|
def testOriginalGrayCode(self):
|
|
|
|
""" Check that the code is an original Gray code """
|
|
|
|
Rn = []
|
|
|
|
def stimulus(B, G, n):
|
|
for i in range(2**n):
|
|
B.next = intbv(i)
|
|
yield delay(10)
|
|
Rn.append(bin(G, width=n))
|
|
|
|
Ln = ['0', '1'] # n == 1
|
|
for n in range(2, MAX_WIDTH):
|
|
Ln = nextLn(Ln)
|
|
del Rn[:]
|
|
B = Signal(intbv(1))
|
|
G = Signal(intbv(0))
|
|
dut = bin2gray(B, G, n)
|
|
stim = stimulus(B, G, n)
|
|
sim = Simulation(dut, stim)
|
|
sim.run(quiet=1)
|
|
self.assertEqual(Ln, Rn)
|
|
|
|
|
|
class TestGrayCodeProperties(TestCase):
|
|
|
|
def testSingleBitChange(self):
|
|
|
|
""" Check that only one bit changes in successive codewords """
|
|
|
|
|
|
def test(B, G, G_Z, width):
|
|
B.next = intbv(0)
|
|
yield delay(10)
|
|
for i in range(1, 2**width):
|
|
G_Z.next = G
|
|
B.next = intbv(i)
|
|
yield delay(10)
|
|
diffcode = bin(G ^ G_Z)
|
|
self.assertEqual(diffcode.count('1'), 1)
|
|
|
|
for width in range(2, MAX_WIDTH):
|
|
B = Signal(intbv(1))
|
|
G = Signal(intbv(0))
|
|
G_Z = Signal(intbv(0))
|
|
dut = bin2gray(B, G, width)
|
|
check = test(B, G, G_Z, width)
|
|
sim = Simulation(dut, check)
|
|
sim.run(quiet=1)
|
|
|
|
|
|
def testUniqueCodeWords(self):
|
|
|
|
""" Check that all codewords occur exactly once """
|
|
|
|
def test(B, G, width):
|
|
actual = []
|
|
for i in range(2**width):
|
|
B.next = intbv(i)
|
|
yield delay(10)
|
|
actual.append(int(G))
|
|
actual.sort()
|
|
expected = list(range(2**width))
|
|
self.assertEqual(actual, expected)
|
|
|
|
for width in range(1, MAX_WIDTH):
|
|
B = Signal(intbv(1))
|
|
G = Signal(intbv(0))
|
|
dut = bin2gray(B, G, width)
|
|
check = test(B, G, width)
|
|
sim = Simulation(dut, check)
|
|
sim.run(quiet=1)
|
|
|
|
|
|
if __name__ == '__main__':
|
|
unittest.main()
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|