mirror of
https://github.com/myhdl/myhdl.git
synced 2024-12-14 07:44:38 +08:00
17 lines
268 B
Verilog
17 lines
268 B
Verilog
module dut_dff_clkout;
|
|
|
|
wire clkout;
|
|
reg d;
|
|
reg clk;
|
|
reg reset;
|
|
wire q;
|
|
|
|
initial begin
|
|
$from_myhdl(d, clk, reset);
|
|
$to_myhdl(clkout, q);
|
|
end
|
|
|
|
dff_clkout dut (.clkout(clkout), .q(q), .d(d), .clk(clk), .reset(reset));
|
|
|
|
endmodule
|