mirror of
https://github.com/myhdl/myhdl.git
synced 2024-12-14 07:44:38 +08:00
46 lines
1.3 KiB
Python
46 lines
1.3 KiB
Python
""" myhdl's distutils distribution and installation script. """
|
|
|
|
import sys
|
|
|
|
versionError = "ERROR: myhdl requires Python 2.3 or higher"
|
|
|
|
# use version_info to check version
|
|
# this was new in 2.0, so first see if it exists
|
|
try:
|
|
sys.version_info
|
|
except:
|
|
print versionError
|
|
raise SystemExit(1)
|
|
# we need at least 2.4
|
|
if sys.version_info < (2, 4):
|
|
print versionError
|
|
raise SystemExit(1)
|
|
|
|
from distutils.core import setup
|
|
|
|
classifiers = """\
|
|
Development Status :: 3 - Alpha
|
|
Intended Audience :: Developers
|
|
License :: OSI Approved :: GNU Library or Lesser General Public License (LGPL)
|
|
Operating System :: OS Independent
|
|
Programming Language :: Python
|
|
Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)
|
|
"""
|
|
|
|
|
|
setup(name="myhdl",
|
|
version="0.5a1",
|
|
description="Python as a Hardware Description Language",
|
|
long_description = "See home page.",
|
|
author="Jan Decaluwe",
|
|
author_email="jan@jandecaluwe.com",
|
|
url="http://jandecaluwe.com/Tools/MyHDL/Overview.html",
|
|
download_url="http://sourceforge.net/project/showfiles.php?group_id=91207",
|
|
packages=['myhdl', 'myhdl._toVerilog'],
|
|
license="LGPL",
|
|
platforms=["Any"],
|
|
keywords="HDL ASIC FPGA hardware design",
|
|
classifiers=filter(None, classifiers.split("\n")),
|
|
)
|
|
|