FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity
myhdl/cosimulation/modelsim
History
Keerthan Jaic 32c8b7f3e8 simplify modelsim cosim test process 
- Use myhdl_vpi.so from parent directory
- Automatically delete and create work library
- Add test target to main makefile
2015-04-14 11:24:54 -04:00
..
test
simplify modelsim cosim test process
2015-04-14 11:24:54 -04:00
Makefile
simplify modelsim cosim test process
2015-04-14 11:24:54 -04:00
myhdl_vpi.c
Created a separate Makefile and VPI for modelsim to fix a memory leak issue.
2011-07-22 10:42:49 -05:00