1
0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Dave Keeshan f8022d3dbd
Update makeflow (#396)
* Clean up verify convert warnings

* Rewrote test and remove Xfail, test is passing now (is it supposed to fail?)

* Rewrote test and remove Xfail, test is passing now (is it supposed to fail?)

* Fixed all tests to handle the analyze/verify deprecation

* Fixed to catch the correct error, List of signals as a port is not supported

* Add a way to search for and add myhdl.vpi

* Add explict test to check for deprecation case

* Change warning from UserWarning (which is the default) to DeprecationWarning

* Change test operation from script to makefile

* No longer use travis

* Add some ANSI colored logging

* Fixed test to look for DeprecationWarning

* Add lining step

* Add linting step

* Add linting step

* Remove matrix step

* Add work/ to clean list

* Hide echo commands in window

* The word test is reserved in pytest only for tests, doen't use it for any thing else, like blocks

* Add myhdl.vpi to clean

* Mark these tests as xfail, for now,

* Fix and unmark xfail 2 tests

* Add black support

* Remove python2 only testing

* Need to relook at this test, it performs differently for verilog and vhdl

* Add RTL files to the list

* Need to relook at this test, it performs differently for verilog and vhdl

* Upgrade to DeprecationWarnings

* Initial checkin with passing flow for new convert VHDL/Verilog, there are a few xfail tests that need to be debugged

* Add more examples for the Deprecation cases, toVHDL and toVerilog

* Fix deprecations catching

* Fix pytest to use pytest.ini

* Add pypi release steps

* Fix intbv error

* Fix indent

* Update to do a release

* Add checkout to step

* Update Python versions

* Add dependancy on tag on push
2022-12-17 13:21:08 +01:00
2022-12-17 13:21:08 +01:00
2022-03-10 13:59:43 +01:00
2022-04-26 17:51:15 +02:00
2022-12-17 13:21:08 +01:00
2019-03-12 18:34:14 +02:00
2022-12-17 13:21:08 +01:00
2013-07-06 17:54:01 -04:00
2015-07-09 09:22:33 +02:00
2003-01-28 10:13:57 +00:00
2022-12-17 13:21:08 +01:00
2014-08-25 20:27:31 +02:00
2016-03-21 14:40:47 +01:00
2022-12-17 13:21:08 +01:00
2022-12-17 13:21:08 +01:00
2022-12-17 13:21:08 +01:00
2019-03-12 17:51:12 +02:00

MyHDL 0.11

Join the chat at https://gitter.im/myhdl/myhdl

Documentation Status Documentation Status Build Status

What is MyHDL?

MyHDL is a free, open-source package for using Python as a hardware description and verification language.

To find out whether MyHDL can be useful to you, please read:

License

MyHDL is available under the LGPL license. See LICENSE.txt.

Website

The project website is located at http://www.myhdl.org

Documentation

The manual is available on-line:

What's new

To find out what's new in this release, please read:

Installation

It is recommended to install MyHDL (and your project's other dependencies) in a virtualenv.

Installing the latest stable release:

pip install myhdl

To install the development version from github:

pip install -e 'git+https://github.com/myhdl/myhdl#egg=myhdl

To install a local clone of the repository:

pip install -e path/to/dir

To install a specific commit hash, tag or branch from git:

pip install -e 'git+https://github.com/myhdl/myhdl@f696b8#egg=myhdl

You can test the proper installation as follows:

cd myhdl/test/core
py.test

To install co-simulation support:

Go to the directory cosimulation/<platform> for your target platform and following the instructions in the README.txt file.

Description
No description provided
Readme 14 MiB
Languages
Python 86.2%
C 5.9%
Verilog 5.8%
VHDL 1.2%
Shell 0.5%
Other 0.4%