1
0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
oh/xilibs/README.md

2 lines
197 B
Markdown
Raw Normal View History

2015-04-21 21:52:20 -04:00
This folder contains basic Xilinx verilog primitives
All primitives should be written in "synthesizable" code that can be simulated in Verilator and which should work correctly when synthesized.