2015-12-17 13:50:59 -05:00
|
|
|
module oh_gray2bin (/*AUTOARG*/
|
|
|
|
// Outputs
|
2016-01-10 13:33:31 -05:00
|
|
|
bin,
|
2015-12-17 13:50:59 -05:00
|
|
|
// Inputs
|
2016-01-10 13:33:31 -05:00
|
|
|
gray
|
2015-12-17 13:50:59 -05:00
|
|
|
);
|
|
|
|
|
|
|
|
//###############################################################
|
|
|
|
//# Interface
|
|
|
|
//###############################################################
|
|
|
|
|
2016-01-10 13:33:31 -05:00
|
|
|
input [DW-1:0] gray; //gray encoded input
|
|
|
|
output [DW-1:0] bin; //binary encoded output
|
2015-12-17 13:50:59 -05:00
|
|
|
|
2016-01-10 13:33:31 -05:00
|
|
|
parameter DW = 64; //width of converter
|
|
|
|
|
2015-12-17 13:50:59 -05:00
|
|
|
//###############################################################
|
|
|
|
//# BODY
|
|
|
|
//###############################################################
|
2016-01-10 13:33:31 -05:00
|
|
|
reg [DW-1:0] bin;
|
|
|
|
integer i,j;
|
|
|
|
|
|
|
|
always @*
|
|
|
|
begin
|
|
|
|
bin[DW-1] = gray[DW-1];
|
|
|
|
for (i=0; i<(DW-1); i=i+1)
|
|
|
|
begin
|
|
|
|
bin[i] = 1'b0;
|
|
|
|
for (j=i; j<DW; j=j+1)
|
|
|
|
bin[i] = bin[i] ^ gray [j];
|
|
|
|
end
|
|
|
|
end
|
2015-12-17 13:50:59 -05:00
|
|
|
|
|
|
|
endmodule // oh_gray2bin
|
|
|
|
|
|
|
|
|
|
|
|
|