FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity

Merge remote-tracking branch 'origin/elink_redesign'

Browse Source
This commit is contained in:
Andreas Olofsson 2015-03-23 15:24:38 -04:00
parent 573d322d16
commit 054b547541
1 changed files with 12 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
gpio/hdl/parallella_gpio_emio.v
View File

@ -48,26 +48,26 @@
module parallella_gpio_emio
(/*AUTOARG*/
// Outputs
processing_system7_0_GPIO_I_pin,
GPIO_I,
// Inouts
GPIO_P, GPIO_N,
// Inputs
processing_system7_0_GPIO_O_pin, processing_system7_0_GPIO_T_pin
GPIO_O, GPIO_T
);
inout [`GPIO_NUM-1:0] GPIO_P;
inout [`GPIO_NUM-1:0] GPIO_N;
output [47:0] processing_system7_0_GPIO_I_pin;
input [47:0] processing_system7_0_GPIO_O_pin;
input [47:0] processing_system7_0_GPIO_T_pin;
output [63:0] GPIO_I;
input [63:0] GPIO_O;
input [63:0] GPIO_T;
wire [`GPIO_SIGS-1:0] gpio_i;
assign processing_system7_0_GPIO_I_pin[`GPIO_SIGS-1:0] = gpio_i;
assign GPIO_I[`GPIO_SIGS-1:0] = gpio_i;
wire [`GPIO_SIGS-1:0] gpio_o
= processing_system7_0_GPIO_O_pin[`GPIO_SIGS-1:0];
= GPIO_O[`GPIO_SIGS-1:0];
wire [`GPIO_SIGS-1:0] gpio_t
= processing_system7_0_GPIO_T_pin[`GPIO_SIGS-1:0];
= GPIO_T[`GPIO_SIGS-1:0];
`ifdef FEATURE_GPIO_DIFF
@ -150,10 +150,10 @@ module parallella_gpio_emio
// Tie unused PS signals back to themselves
genvar n;
generate for(n=`GPIO_SIGS; n<48; n=n+1) begin : unused_ps_sigs
assign processing_system7_0_GPIO_I_pin[n]
= processing_system7_0_GPIO_O_pin[n] &
~processing_system7_0_GPIO_T_pin[n];
generate for(n=`GPIO_SIGS; n<63; n=n+1) begin : unused_ps_sigs
assign GPIO_I[n]
= GPIO_O[n] &
~GPIO_T[n];
end
endgenerate