FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

Putting 32bit size check back in to esaxi strobe logic

Browse Source 
-Need to get into this again! (don't like this part of code still..)
-One lesson, if you are unsure of something leave the old code in comment...can save a lot of time.
This commit is contained in:
Andreas Olofsson 2015-11-18 23:30:11 -05:00
parent c8b931efb0
commit 0e8a706bdf
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
elink/hdl/esaxi.v
View File

@ -270,8 +270,8 @@ module esaxi (/*autoarg*/
if( last_wr_beat )
s_axi_wready <= 1'b0;
else if( write_active )
s_axi_wready <= ~txwr_wait;
end
s_axi_wready <= ~txwr_wait;//this signal needs to be a programmable fifo full to work
end //regular pushback won't work FIX!
always @( posedge s_axi_aclk )
if (~s_axi_aresetn)
@ -378,7 +378,8 @@ module esaxi (/*autoarg*/
txwr_access <= pre_wr_en;
txwr_datamode_reg[1:0] <= axi_awsize[1:0];
txwr_dstaddr_reg[31:2] <= axi_awaddr[31:2]; //set lsbs of address based on write strobes
if(s_axi_wstrb[0])//| (axi_awsize[1:0]==2'b10)32-bits
//What is up with this logic??
if(s_axi_wstrb[0]| (axi_awsize[1:0]==2'b10))//| (axi_awsize[1:0]==2'b10)32-bits
begin
txwr_data_reg[31:0] <= s_axi_wdata[31:0];
txwr_dstaddr_reg[1:0] <= 2'd0;