FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-02-07 06:44:09 +08:00
Code Issues Projects Releases Wiki Activity

Added tag and group for read response

Browse Source 
-Still not sure about this..
This commit is contained in:
Andreas Olofsson 2015-04-23 23:14:39 -04:00
parent 370034437f
commit 0ed6afeac9
1 changed files with 9 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
elink/hdl/erx_disty.v
View File

@ -22,6 +22,7 @@ module erx_disty (/*AUTOARG*/
parameter AW = 32;
parameter DW = 32;
parameter PW = 104;
parameter ID = 12'h800; //link id
// RX clock
input clk;
@ -64,6 +65,7 @@ module erx_disty (/*AUTOARG*/
wire [31:0] emmu_srcaddr;
wire [31:0] emmu_data;
wire emmu_read;
wire readtag_match;
//regs
reg rxrd_fifo_access;
@ -104,7 +106,7 @@ module erx_disty (/*AUTOARG*/
end
//Write and read response from emmu
assign readtag_match = (emmu_dstaddr[31:20] == ID) & (emmu_dstaddr[19:16]==`EGROUP_READTAG) ;
always @ (posedge clk or posedge reset)
if(reset)
@ -115,8 +117,8 @@ module erx_disty (/*AUTOARG*/
else if(emmu_access)
begin
rxwr_fifo_packet[PW-1:0] <= emmu_packet[PW-1:0];
rxrr_fifo_access <= emmu_write & (emmu_dstaddr[31:20] == C_READ_TAG_ADDR);
rxwr_fifo_access <= emmu_write & (emmu_dstaddr[31:20] != C_READ_TAG_ADDR);
rxrr_fifo_access <= emmu_write & readtag_match; //read response match
rxwr_fifo_access <= emmu_write & ~(emmu_dstaddr[31:20] == ID);//pass through
end
else
begin