FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

Changing parameter for emesh_if

Browse Source 
-Only one to keep track of (AW)
This commit is contained in:
Andreas Olofsson 2016-04-04 13:35:49 -04:00
parent 88a743d5a1
commit 1c4309160f
2 changed files with 37 additions and 36 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

70
src/elink/dv/dut_elink.v
View File

@ -96,7 +96,7 @@ module dut(/*AUTOARG*/
wire elink0_txo_lclk_p; // From elink0 of elink.v wire elink0_txo_lclk_p; // From elink0 of elink.v
wire elink0_txrd_access; // From emesh_if of emesh_if.v wire elink0_txrd_access; // From emesh_if of emesh_if.v
wire [PW-1:0] elink0_txrd_packet; // From emesh_if of emesh_if.v wire [PW-1:0] elink0_txrd_packet; // From emesh_if of emesh_if.v
wire elink0_txrd_wait; // From elink0 of elink.v wire elink0_txrd_wait; // From emesh_if of emesh_if.v, ...
wire elink0_txwr_access; // From emesh_if of emesh_if.v wire elink0_txwr_access; // From emesh_if of emesh_if.v
wire [PW-1:0] elink0_txwr_packet; // From emesh_if of emesh_if.v wire [PW-1:0] elink0_txwr_packet; // From emesh_if of emesh_if.v
wire elink0_txwr_wait; // From elink0 of elink.v wire elink0_txwr_wait; // From elink0 of elink.v
@ -125,48 +125,48 @@ module dut(/*AUTOARG*/
//###################################################################### //######################################################################
/*emesh_if AUTO_TEMPLATE (//Stimulus /*emesh_if AUTO_TEMPLATE (//Stimulus
.e2c_emesh_\(.*\)_in(\1_in[]), .emesh_\(.*\)_in(\1_in[]),
.e2c_emesh_\(.*\)_out(\1_out[]), .emesh_\(.*\)_out(\1_out[]),
//Response //Response
.c2e_emesh_\(.*\)_out(\1_out[]), .emesh_\(.*\)_out(\1_out[]),
.c2e_emesh_\(.*\)_in(\1_in[]), .emesh_\(.*\)_in(\1_in[]),
.c2e_cmesh_\(.*\)_in(elink0_rxrr_\1[]), .cmesh_\(.*\)_in(elink0_rxrr_\1[]),
//Link side transaction outgoing //Link side transaction outgoing
.e2c_cmesh_\(.*\)_out(elink0_txwr_\1[]), .cmesh_\(.*\)_out(elink0_txwr_\1[]),
.e2c_cmesh_wait_in(elink0_txwr_wait), .cmesh_wait_in(elink0_txwr_wait),
.e2c_rmesh_\(.*\)_out(elink0_txrd_\1[]), .rmesh_\(.*\)_out(elink0_txrd_\1[]),
.e2c_rmesh_wait_in(elink0_txrd_wait), .rmesh_wait_in(elink0_txrd_wait),
.c2e_\(.*\)_wait_out(), .\(.*\)_wait_out(),
); );
*/ */
emesh_if #(.PW(PW)) emesh_if (.c2e_rmesh_access_in(1'b0), emesh_if #(.AW(AW)) emesh_if (.rmesh_access_in(1'b0),
.c2e_rmesh_packet_in({(PW){1'b0}}), .rmesh_packet_in({(PW){1'b0}}),
.c2e_xmesh_access_in(1'b0), .xmesh_access_in(1'b0),
.c2e_xmesh_packet_in({(PW){1'b0}}), .xmesh_packet_in({(PW){1'b0}}),
.e2c_xmesh_wait_in(1'b0), .xmesh_wait_in(1'b0),
.e2c_xmesh_access_out(), .xmesh_access_out(),
.e2c_xmesh_packet_out(), .xmesh_packet_out(),
.c2e_cmesh_wait_out (elink0_rxrr_wait), .cmesh_wait_out (elink0_rxrr_wait),
/*AUTOINST*/ /*AUTOINST*/
// Outputs // Outputs
.e2c_cmesh_access_out (elink0_txwr_access), // Templated .cmesh_access_out (elink0_txwr_access), // Templated
.e2c_cmesh_packet_out (elink0_txwr_packet[PW-1:0]), // Templated .cmesh_packet_out (elink0_txwr_packet[PW-1:0]), // Templated
.c2e_rmesh_wait_out (), // Templated .rmesh_wait_out (elink0_txrd_wait), // Templated
.e2c_rmesh_access_out (elink0_txrd_access), // Templated .rmesh_access_out (elink0_txrd_access), // Templated
.e2c_rmesh_packet_out (elink0_txrd_packet[PW-1:0]), // Templated .rmesh_packet_out (elink0_txrd_packet[PW-1:0]), // Templated
.c2e_xmesh_wait_out (), // Templated .xmesh_wait_out (), // Templated
.e2c_emesh_wait_out (wait_out), // Templated .emesh_wait_out (wait_out), // Templated
.c2e_emesh_access_out (access_out), // Templated .emesh_access_out (access_out), // Templated
.c2e_emesh_packet_out (packet_out[PW-1:0]), // Templated .emesh_packet_out (packet_out[PW-1:0]), // Templated
// Inputs // Inputs
.c2e_cmesh_access_in (elink0_rxrr_access), // Templated .cmesh_access_in (elink0_rxrr_access), // Templated
.c2e_cmesh_packet_in (elink0_rxrr_packet[PW-1:0]), // Templated .cmesh_packet_in (elink0_rxrr_packet[PW-1:0]), // Templated
.e2c_cmesh_wait_in (elink0_txwr_wait), // Templated .cmesh_wait_in (elink0_txwr_wait), // Templated
.e2c_rmesh_wait_in (elink0_txrd_wait), // Templated .rmesh_wait_in (elink0_txrd_wait), // Templated
.e2c_emesh_access_in (access_in), // Templated .emesh_access_in (access_in), // Templated
.e2c_emesh_packet_in (packet_in[PW-1:0]), // Templated .emesh_packet_in (packet_in[PW-1:0]), // Templated
.c2e_emesh_wait_in (wait_in)); // Templated .emesh_wait_in (wait_in)); // Templated

3
src/emesh/hdl/emesh_if.v
View File

@ -11,7 +11,8 @@ module emesh_if (/*AUTOARG*/
xmesh_wait_in, emesh_access_in, emesh_packet_in, emesh_wait_in xmesh_wait_in, emesh_access_in, emesh_packet_in, emesh_wait_in
); );
parameter PW = 99; parameter AW = 32;
parameter PW = 2*AW+40;
//##Cmesh## //##Cmesh##
input cmesh_access_in; input cmesh_access_in;