FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity

Forgot "posedge reset"

Browse Source
This commit is contained in:
Andreas Olofsson 2015-04-23 20:05:51 -04:00
parent 7ab3b3a8f8
commit 21173fef95
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
edma/hdl/edma.v
View File

@ -80,7 +80,7 @@ module edma (/*AUTOARG*/
//###########################
//# DMACFG
//###########################
always @ (posedge clk)
always @ (posedge clk or posedge reset)
if(reset)
edma_cfg_reg[8:0] <= 'd0;
else if (edma_cfg_write)
@ -103,7 +103,7 @@ module edma (/*AUTOARG*/
((edma_srcaddr_reg[2] | edma_dstaddr_reg[2]) & (edma_datamode[1:0]==2'b11)); //64
always @ (posedge clk)
always @ (posedge clk or posedge reset)
if(reset)
edma_status_reg[1:0] <= 'd0;
else if (edma_cfg_write)
@ -119,7 +119,7 @@ module edma (/*AUTOARG*/
//###########################
//# DMASRC
//###########################
always @ (posedge clk)
always @ (posedge clk or posedge reset)
if(reset)
edma_srcaddr_reg[AW-1:0] <= 'd0;
else if (edma_srcaddr_write)
@ -131,7 +131,7 @@ module edma (/*AUTOARG*/
//###########################
//# DMADST
//###########################
always @ (posedge clk)
always @ (posedge clk or posedge reset)
if(reset)
edma_dstaddr_reg[AW-1:0] <= 'd0;
else if (edma_dstaddr_write)
@ -144,7 +144,7 @@ module edma (/*AUTOARG*/
//###########################
//# DMACOUNT
//###########################
always @ (posedge clk)
always @ (posedge clk or posedge reset)
if(reset)
edma_count_reg[AW-1:0] <= 'd0;
else if (edma_count_write)