FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

Change macro name to reduce confusion

Browse Source
This commit is contained in:
Andreas.Olofsson 2020-02-04 22:43:18 -05:00
parent ca3c01144f
commit 21349445ef
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
common/hdl/oh_memory_sp.v
View File

@ -41,7 +41,7 @@ module oh_memory_sp # (parameter DW = 104, // memory width
asic_sram_sp #(.DW(DW),
.DEPTH(DEPTH),
.MCW(MCW))
sram_sp (// Outputs
macro (// Outputs
.dout (dout[DW-1:0]),
// Inputs
.clk (clk),
@ -66,7 +66,7 @@ module oh_memory_sp # (parameter DW = 104, // memory width
begin : g0
oh_memory_ram #(.DW(DW),
.DEPTH(DEPTH))
sram_sp (//read port
macro (//read port
.rd_dout (dout[DW-1:0]),
.rd_clk (clk),
.rd_addr (addr[AW-1:0]),